The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.
☆28Feb 15, 2022Updated 4 years ago
Alternatives and similar repositories for specs-markdown
Users that are interested in specs-markdown are comparing it to the libraries listed below
Sorting:
- Artifact for paper "When Subtyping Constraints Liberate: A Novel Type Inference Approach for First-Class Polymorphism" (https://popl24.si…☆15May 22, 2024Updated last year
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated last year
- **SCAM ALERT !!!!!!! ALPHABAY VE DARK WEB TURKİSH DOLANDIRICIDIR BU KONUYU AÇANLARDA KENDİLERİDİR UZAK DURUN** **BÜYÜK BİR DOLANDIRICIL…☆10Jul 14, 2023Updated 2 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- Bazel build rules for Verilator☆24Apr 4, 2024Updated last year
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 8 years ago
- optimising compiler for Haskell's intermediate representation (STG) to LLVM IR☆32May 15, 2019Updated 6 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆287Feb 27, 2026Updated last week
- ☆38Aug 6, 2022Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Apr 4, 2019Updated 6 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆49Feb 11, 2026Updated 3 weeks ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- main repository☆40Jun 10, 2019Updated 6 years ago
- A simple pam account module to process HBAC rules stored on an IPA server☆10May 14, 2018Updated 7 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- A minimal (really) out-of-tree MLIR example☆47Aug 14, 2025Updated 6 months ago
- An executable specification of the RISCV ISA in L3.☆42Mar 1, 2019Updated 7 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Jun 18, 2020Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- Nano Pi A64 firmware ( u-boot, kernel 3.10.104 / kernel 3.10.105 )☆10Jun 13, 2019Updated 6 years ago
- A verified permissioned centralized Blockchain for Isabelle/HOL☆11Feb 3, 2018Updated 8 years ago
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- Manufacture peripheral Library - MPLib, modified by CooCox in order to add to CoIDE(http://www.coocox.org)☆12Jul 24, 2014Updated 11 years ago
- ☆19Feb 12, 2026Updated 3 weeks ago
- ☆12Jan 21, 2026Updated last month
- MachineAuth provides authentication and permission infrastructure that allows AI agents to securely access APIs, tools, and services.☆50Updated this week
- Latest KiCad installed inside a docker container from ppa:js-reynaud/ppa-kicad☆10Mar 23, 2015Updated 10 years ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆10Feb 27, 2026Updated last week
- we are get together forever☆10Jan 28, 2018Updated 8 years ago
- TreeFuser is a tool that perform traversals fusion for recursive tree traversals written in subset of the c++ language.☆11Aug 13, 2023Updated 2 years ago
- A mutation testing tool designed to work with large C++ (and C) codebases.☆13Oct 28, 2025Updated 4 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆162May 1, 2022Updated 3 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆45Nov 24, 2025Updated 3 months ago
- Ethernet 10GE MAC☆46Jul 17, 2014Updated 11 years ago
- Play your favorite ccg☆18Dec 30, 2012Updated 13 years ago
- ☆10Sep 16, 2016Updated 9 years ago
- A framework to make C memory safe☆13Sep 20, 2022Updated 3 years ago
- finding set bits in large bitmaps☆15Nov 30, 2015Updated 10 years ago