emb-riscv / specs-markdown
The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.
☆27Updated 3 years ago
Alternatives and similar repositories for specs-markdown:
Users that are interested in specs-markdown are comparing it to the libraries listed below
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Updated last year
- Documentation for the BOOM processor☆47Updated 8 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 4 months ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- FreeRTOS for RISC-V☆26Updated 6 years ago
- A port of FreeRTOS for the RISC-V ISA☆75Updated 5 years ago
- RISC-V XBitmanip Extension☆27Updated 5 years ago
- Open Processor Architecture☆26Updated 8 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- ☆63Updated 6 years ago
- ☆45Updated 2 months ago
- RISC-V Configuration Structure☆37Updated 4 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆34Updated last year
- A gdbstub for connecting GDB to a RISC-V Debug Module☆26Updated 5 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆94Updated 3 years ago
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Updated 3 years ago
- RISC-V Frontend Server☆62Updated 5 years ago
- OmniXtend cache coherence protocol☆78Updated 4 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆25Updated 4 years ago
- ☆42Updated 3 years ago
- ☆31Updated last week
- Small footprint and configurable Inter-Chip communication cores☆55Updated 3 weeks ago
- ☆31Updated 7 years ago