Zephyr port to riscv architecture
☆23Jul 13, 2017Updated 9 years ago
Alternatives and similar repositories for zephyr-riscv
Users that are interested in zephyr-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Jan 20, 2021Updated 5 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated last month
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- Adaptation of gxemul to support the CHERI MIPS unit test suite and certain CHERI features☆15Dec 8, 2015Updated 10 years ago
- RISC-V XBitmanip Extension☆24Mar 22, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tiny framework for solving constraint satisfaction problems (CSP) with discrete and finite domains. This is a Scala-based port of the ori…☆10May 13, 2016Updated 10 years ago
- ☆17Jan 1, 2021Updated 5 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- RISC-V port of GNU's libc☆72Mar 19, 2021Updated 5 years ago
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 10 years ago
- ☆65Dec 16, 2018Updated 7 years ago
- RISC-V Linux Port☆606Apr 12, 2019Updated 7 years ago
- Igloo2 M2GL025 Creative Development Board☆11Oct 15, 2019Updated 6 years ago
- Examples which shows how to create MATE panel applet with Python.☆18Sep 14, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- Models for authenticated key exchange in Tamarin☆12Oct 9, 2019Updated 6 years ago
- A cross platform terminal emulator. Buildin plugin system support python and c/c++ plugin.☆14Aug 7, 2023Updated 2 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- A Circuit Design Frontend based on Python☆19Updated this week
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 6 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆72Dec 29, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- UFFS - Ultra low cost Flash File System☆56Mar 18, 2021Updated 5 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆109Nov 14, 2018Updated 7 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- IceZUM Alhambra: an Arduino/zum-like Open FPGA electronic board. Synthesize hardware easily, using only open source tools☆18Mar 15, 2016Updated 10 years ago
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- Adding IEEE 802.11 stack on NuttX☆24Oct 25, 2014Updated 11 years ago
- Pre-built ROCm-GDB and GPU Debug SDK binaries☆16Mar 21, 2019Updated 7 years ago
- The official repo of NeurIPS2025 Paper: High-Performance Arithmetic Circuit Optimization via Differentiable Architecture Search☆19Oct 19, 2025Updated 9 months ago
- Specification and Analysis for Requirements Tool☆10Mar 31, 2016Updated 10 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- An example Scala 3 web application☆13Jul 1, 2021Updated 5 years ago
- A PC-side Library designed to encapsulate all low level Bootstrap Loader (BSL) commands and common functions☆18Mar 12, 2013Updated 13 years ago
- A domain specific language for requirements engineering. Besides the DSL, the REL framework contains Python integration, and a Visual Stu…☆11Apr 24, 2022Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆37Jun 24, 2026Updated last month
- Board support crate for STMicroElectronics STM32H7 Nucleo-144 boards.☆12Aug 23, 2024Updated last year