Zephyr port to riscv architecture
☆23Jul 13, 2017Updated 9 years ago
Alternatives and similar repositories for zephyr-riscv
Users that are interested in zephyr-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Jan 20, 2021Updated 5 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated last month
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- RISC-V XBitmanip Extension☆24Mar 22, 2019Updated 7 years ago
- Run Linux on RISC-V Spike Simulator☆67Nov 21, 2025Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- dmake - formerly used by openoffice.org☆18Oct 29, 2023Updated 2 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- WIP☆10Apr 11, 2021Updated 5 years ago
- RISC-V port of GNU's libc☆72Mar 19, 2021Updated 5 years ago
- ☆10Mar 31, 2015Updated 11 years ago
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 10 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- ☆65Dec 16, 2018Updated 7 years ago
- RISC-V Linux Port☆607Apr 12, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Igloo2 M2GL025 Creative Development Board☆11Oct 15, 2019Updated 6 years ago
- Examples which shows how to create MATE panel applet with Python.☆18Sep 14, 2019Updated 6 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- Models for authenticated key exchange in Tamarin☆12Oct 9, 2019Updated 6 years ago
- A cross platform terminal emulator. Buildin plugin system support python and c/c++ plugin.☆14Aug 7, 2023Updated 3 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- Fork of OpenOCD with NuttX thread support.☆25Jan 21, 2019Updated 7 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆72Dec 29, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- UFFS - Ultra low cost Flash File System☆56Mar 18, 2021Updated 5 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆109Nov 14, 2018Updated 7 years ago
- IceZUM Alhambra: an Arduino/zum-like Open FPGA electronic board. Synthesize hardware easily, using only open source tools☆18Mar 15, 2016Updated 10 years ago
- minimal real-time environment for ARM Cortex-M3☆18Mar 14, 2014Updated 12 years ago
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)☆12Jul 29, 2020Updated 6 years ago
- Adding IEEE 802.11 stack on NuttX☆24Oct 25, 2014Updated 11 years ago
- Pre-built ROCm-GDB and GPU Debug SDK binaries☆16Mar 21, 2019Updated 7 years ago
- I2C driver (bare metal) for Freescale Kinetis microcontrollers, uses the Bus Pirate convention. ➡️☆10Feb 10, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The official repo of NeurIPS2025 Paper: High-Performance Arithmetic Circuit Optimization via Differentiable Architecture Search☆19Oct 19, 2025Updated 9 months ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- Specification and Analysis for Requirements Tool☆10Mar 31, 2016Updated 10 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- ☆18Sep 26, 2025Updated 10 months ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 10 years ago