fractalclone / zephyr-riscvLinks
Zephyr port to riscv architecture
☆24Updated 7 years ago
Alternatives and similar repositories for zephyr-riscv
Users that are interested in zephyr-riscv are comparing it to the libraries listed below
Sorting:
- A port of FreeRTOS for the RISC-V ISA☆76Updated 6 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 8 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆101Updated 6 years ago
- ☆63Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- RISC-V XBitmanip Extension☆26Updated 6 years ago
- RISC-V Frontend Server☆63Updated 6 years ago
- OmniXtend cache coherence protocol☆82Updated last week
- The OpenRISC 1000 architectural simulator☆75Updated last month
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆104Updated 7 years ago
- Core description files for FuseSoC☆124Updated 4 years ago
- The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.☆28Updated 3 years ago
- Eclipse based IDE for RISC-V bare metal software development.☆18Updated 5 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Spen's Official OpenOCD Mirror☆50Updated 3 months ago
- A time-predictable processor for mixed-criticality systems☆58Updated 7 months ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆10Updated 3 years ago
- FreeRTOS for RISC-V☆26Updated 6 years ago
- uRV RISC-V core☆18Updated 9 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- TCP/IP controlled VPI JTAG Interface.☆65Updated 5 months ago
- ☆109Updated 6 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆55Updated last month
- An open standard Cache Coherent Fabric Interface repository☆66Updated 5 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago