Zephyr port to riscv architecture
☆23Jul 13, 2017Updated 8 years ago
Alternatives and similar repositories for zephyr-riscv
Users that are interested in zephyr-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Jan 20, 2021Updated 5 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated 2 weeks ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- RISC-V XBitmanip Extension☆24Mar 22, 2019Updated 7 years ago
- minimal real-time environment for ARM Cortex-M3☆18Mar 14, 2014Updated 12 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Run Linux on RISC-V Spike Simulator☆66Nov 21, 2025Updated 7 months ago
- dmake - formerly used by openoffice.org☆18Oct 29, 2023Updated 2 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆38Jun 24, 2026Updated 2 weeks ago
- RISC-V port of GNU's libc☆72Mar 19, 2021Updated 5 years ago
- ☆65Dec 16, 2018Updated 7 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 9 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆10Mar 31, 2015Updated 11 years ago
- RISC-V Linux Port☆606Apr 12, 2019Updated 7 years ago
- Examples which shows how to create MATE panel applet with Python.☆18Sep 14, 2019Updated 6 years ago
- A tool for the automatic generation of Isabelle/HOL correctness proofs for security protocols.☆19Jun 21, 2015Updated 11 years ago
- Tiny framework for solving constraint satisfaction problems (CSP) with discrete and finite domains. This is a Scala-based port of the ori…☆10May 13, 2016Updated 10 years ago
- IceZUM Alhambra: an Arduino/zum-like Open FPGA electronic board. Synthesize hardware easily, using only open source tools☆18Mar 15, 2016Updated 10 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆72Dec 29, 2020Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- UFFS - Ultra low cost Flash File System☆56Mar 18, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆109Nov 14, 2018Updated 7 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- Web app to design circuit schematics.☆20Jul 14, 2017Updated 8 years ago
- Specification and Analysis for Requirements Tool☆10Mar 31, 2016Updated 10 years ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- A tool for translating imperative programs to CSP.☆13Feb 7, 2017Updated 9 years ago
- A domain specific language for requirements engineering. Besides the DSL, the REL framework contains Python integration, and a Visual Stu…☆11Apr 24, 2022Updated 4 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- AsciiDoc Editor built with Electron and Asciidoctor.js.☆11Feb 3, 2023Updated 3 years ago
- Grand unified collection of headers to access various hardware chips and components☆19Aug 19, 2015Updated 10 years ago
- 《Zephyr OS 文档 - 中文版》☆183Mar 14, 2023Updated 3 years ago
- Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)☆12Jul 29, 2020Updated 5 years ago
- I2C driver (bare metal) for Freescale Kinetis microcontrollers, uses the Bus Pirate convention. ➡️☆10Feb 10, 2021Updated 5 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- Yet another try to run Intel's cdv driver on newer kernels.☆25Oct 22, 2013Updated 12 years ago