fractalclone / zephyr-riscvView external linksLinks
Zephyr port to riscv architecture
☆23Jul 13, 2017Updated 8 years ago
Alternatives and similar repositories for zephyr-riscv
Users that are interested in zephyr-riscv are comparing it to the libraries listed below
Sorting:
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 8 years ago
- A port of FreeRTOS for the RISC-V ISA☆79Apr 22, 2019Updated 6 years ago
- Fork of OpenOCD with NuttX thread support.☆24Jan 21, 2019Updated 7 years ago
- Adding IEEE 802.11 stack on NuttX☆23Oct 25, 2014Updated 11 years ago
- UFFS - Ultra low cost Flash File System☆55Mar 18, 2021Updated 4 years ago
- RISC-V XBitmanip Extension☆25Mar 22, 2019Updated 6 years ago
- RISC-V port of GNU's libc☆72Mar 19, 2021Updated 4 years ago
- newlib OpenRISC development☆27Mar 30, 2025Updated 10 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆29Oct 12, 2025Updated 4 months ago
- artix-7 PCIe dev board☆31Sep 27, 2017Updated 8 years ago
- ☆11Feb 6, 2026Updated last week
- This repository is collection of main concepts of Programming Languages. Hope its helpful for y'all :)☆11Jan 17, 2023Updated 3 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆11Dec 27, 2022Updated 3 years ago
- Igloo2 M2GL025 Creative Development Board☆11Oct 15, 2019Updated 6 years ago
- Angstrom repository with updated layers file☆11Jul 9, 2021Updated 4 years ago
- ☆10Sep 11, 2023Updated 2 years ago
- xmos S/PDIF TX and RX component☆12Apr 13, 2017Updated 8 years ago
- ☆13Dec 21, 2025Updated last month
- ☆10Mar 31, 2015Updated 10 years ago
- Main firmware for Moto Mods☆44Feb 15, 2018Updated 7 years ago
- Mirror of tachyon-da cvc Verilog simulator☆48Jul 16, 2023Updated 2 years ago
- internship☆10Sep 1, 2017Updated 8 years ago
- A Craft CMS plugin for wishlists for your users to save things to☆11Jan 23, 2026Updated 3 weeks ago
- esp32 dht11 In C with direct GPIO☆12May 1, 2017Updated 8 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Oct 22, 2025Updated 3 months ago
- Tiny framework for solving constraint satisfaction problems (CSP) with discrete and finite domains. This is a Scala-based port of the ori…☆10May 13, 2016Updated 9 years ago
- A domain specific language for requirements engineering. Besides the DSL, the REL framework contains Python integration, and a Visual Stu…☆11Apr 24, 2022Updated 3 years ago
- Safir Monitor Dashboard (Horizon plugin)☆10Dec 14, 2020Updated 5 years ago
- Specification and Analysis for Requirements Tool☆10Mar 31, 2016Updated 9 years ago
- Files for the Elektor LoRaWAN Node Experimental Platform☆11Jun 29, 2022Updated 3 years ago
- A native Go clean room implementation of the Porter Stemming algorithm.☆14Apr 7, 2020Updated 5 years ago
- Models for authenticated key exchange in Tamarin☆12Oct 9, 2019Updated 6 years ago
- Chat in real time based on node.js + express + faye☆11Oct 1, 2011Updated 14 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- SDSoC example projects☆13Mar 13, 2021Updated 4 years ago
- Proof of concept code for VoteAgain paper☆10Jul 23, 2023Updated 2 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- Adaptation of gxemul to support the CHERI MIPS unit test suite and certain CHERI features☆16Dec 8, 2015Updated 10 years ago