Build scripts of ci.rvperf.org
☆12Sep 23, 2026Updated last month
Alternatives and similar repositories for riscv-ci
Users that are interested in riscv-ci are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 5 years ago
- ☆13Jan 6, 2022Updated 4 years ago
- PoC LoongArch - RISC-V emulator☆34Feb 17, 2026Updated 8 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Code templates to get started experimenting with the RISC-V LLVM toolchain☆14Nov 25, 2018Updated 7 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 9 years ago
- FPGA Many-core Processor Implementation☆11Nov 27, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago
- Run Windows plugins in NPAPI plugin-compatible *nix browsers☆18Sep 10, 2019Updated 7 years ago
- UM-SJTU JI VE450 2021 Summer Capstone Design Project☆10Aug 4, 2021Updated 5 years ago
- A save editor for The Ur-Quan Masters.☆12May 31, 2026Updated 5 months ago
- Verilog PreProcessor.☆12Nov 9, 2015Updated 10 years ago
- Rust crates to read and use Octopus MDict Dictionary.☆11Aug 27, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated last year
- Ibex RISC-V core extended with hardware acceleration of cryptography functions☆14May 10, 2024Updated 2 years ago
- ☆13Oct 11, 2023Updated 3 years ago
- Repository to hold fabscalar project and simulations☆13Mar 17, 2015Updated 11 years ago
- This patch will make dwm run "~/.dwm/autostart_blocking.sh" and "~/.dwm/autostart.sh &" before entering the handler loop.☆11Oct 2, 2012Updated 14 years ago
- 一款为理解深度学习而生的学习框架☆15Feb 13, 2019Updated 7 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- cheriot-kudu is a 32-bit dual-issue RISC-V MCU core with CHERIoT support☆19Oct 30, 2026Updated last week
- Repo for uploading slides and other materials of RISC-V Summit China 2024☆12Oct 12, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆15Oct 27, 2026Updated last week
- Common molecule fragments for visualization in Avogadro☆17Oct 23, 2026Updated 2 weeks ago
- PLCT实验室 V8 for RISC-V 的主仓库。2020年完成部署。☆24Jul 25, 2020Updated 6 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- 🤓 Build your own <insert technology here>☆17May 22, 2018Updated 8 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆13Oct 9, 2026Updated 3 weeks ago
- Jogo de Damas em Python utilizando o framework Pygame.☆10Nov 11, 2018Updated 7 years ago
- 2015年8月1日上海，SICP读书讨论、函数式程序设计及程序设计语言理论交流分享会。☆12Sep 1, 2015Updated 11 years ago
- PageOffice5.0下Springboot框架下的示例demo。☆17Mar 13, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Golang library for both compressing and decompressing data in the PKWare Data Compression Library (DCL) compressed format, otherwise know…☆19Aug 8, 2021Updated 5 years ago
- This repo collects the scripts and configs required to run https://wiki.gentoo.org/wiki/User:Juippis/The_ultimate_testing_system_with_lxd☆11Jun 7, 2024Updated 2 years ago
- AOSC BuildIt! remote building automation☆12Oct 21, 2026Updated 2 weeks ago
- Processor CI project Website☆10Oct 5, 2026Updated last month
- Documentation for XiangShan Design☆54Oct 26, 2026Updated last week
- Linux 4 for Caninos Labrador V3☆14Sep 25, 2023Updated 3 years ago
- Grande RISCO 5 is a RISC-V RV32IMBC_Zicsr processor with a 5-stage pipeline, developed in just a few days off.☆11Jan 7, 2026Updated 10 months ago