Build scripts of ci.rvperf.org
☆12Apr 10, 2026Updated 2 months ago
Alternatives and similar repositories for riscv-ci
Users that are interested in riscv-ci are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- PoC LoongArch - RISC-V emulator☆34Feb 17, 2026Updated 4 months ago
- Code templates to get started experimenting with the RISC-V LLVM toolchain☆14Nov 25, 2018Updated 7 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆18May 9, 2024Updated 2 years ago
- 🤓 Build your own <insert technology here>☆17May 22, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 3 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 7 months ago
- AOSC BuildIt! remote building automation☆12May 27, 2026Updated 3 weeks ago
- Rocket Chip Generator☆13Jul 31, 2021Updated 4 years ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Apr 16, 2026Updated 2 months ago
- Linux 4 for Caninos Labrador V3☆14Sep 25, 2023Updated 2 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 3 years ago
- 平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本☆76Mar 15, 2021Updated 5 years ago
- ☆42Nov 4, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 由HelloLLVM社区主席邱吉博士发起，联合HelloGCC等技术社区，推出了「南盘江计划」，致力于帮助更多的女性工程师在编译等基础软件领域实现个人职业目标。☆39Jul 5, 2025Updated 11 months ago
- OSDT社区（HelloGCC、HelloLLVM）组织的活动中的报告☆47Jan 25, 2021Updated 5 years ago
- Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.☆38Apr 19, 2024Updated 2 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 3 years ago
- This repo collects the scripts and configs required to run https://wiki.gentoo.org/wiki/User:Juippis/The_ultimate_testing_system_with_lxd☆11Jun 7, 2024Updated 2 years ago
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 6 months ago
- Running Linux on IOb-SoC-OpenCryptoHW☆15Aug 15, 2024Updated last year
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- NucleusRV (RV32-IMAFC) - A 32-bit 5 staged pipelined risc-v core.☆79Apr 29, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆34Apr 13, 2021Updated 5 years ago
- Archlinux package for Linux kernel on Phytium 飞腾☆15Nov 10, 2024Updated last year
- [MIRROR] gentoo riscv overlay☆20May 8, 2026Updated last month
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Projeto open-source de end-device LoRaWAN com ESP32, sensor BMP180 e FreeRTOS☆20Jul 11, 2020Updated 5 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆37Oct 23, 2025Updated 7 months ago
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆26Mar 18, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆19Feb 22, 2018Updated 8 years ago
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆18Oct 29, 2024Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆32Nov 3, 2025Updated 7 months ago
- ☆21Feb 28, 2021Updated 5 years ago
- Updated C version of the Test Suite for Vectorising Compilers☆73Mar 14, 2024Updated 2 years ago
- CMSIS Software Pack repository for interface adapter mapping from CMSIS-Driver to STM32Cube HAL APIs☆29Jun 3, 2026Updated 2 weeks ago
- Checks the Gentoo Portage tree for various problems☆18Aug 27, 2024Updated last year