Clarvi simple RISC-V processor for teaching
☆58Aug 25, 2017Updated 8 years ago
Alternatives and similar repositories for clarvi
Users that are interested in clarvi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- An implementation of RISC-V☆53May 6, 2026Updated last month
- Repository for Hornet RISC-V Core☆21Sep 15, 2022Updated 3 years ago
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆51Apr 11, 2026Updated 2 months ago
- ☆11Dec 18, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆21Jul 18, 2019Updated 6 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- ☆111Oct 19, 2018Updated 7 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆27Jan 11, 2019Updated 7 years ago
- An experimental CPU design☆15Feb 9, 2020Updated 6 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 6 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- uRV RISC-V core☆19Sep 29, 2015Updated 10 years ago
- ☆42Nov 4, 2024Updated last year
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆379Jul 12, 2017Updated 8 years ago
- Basic Data Structure Algorithm in C++☆13Nov 4, 2022Updated 3 years ago
- Raspberry Pi - BCM2835☆22Jun 2, 2017Updated 9 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- ☆21Jul 27, 2017Updated 8 years ago
- ☆88Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Lipsi: Probably the Smallest Processor in the World☆89Apr 15, 2024Updated 2 years ago
- Wishbone to AXI bridge (VHDL)☆49Aug 29, 2019Updated 6 years ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- Simple Simulator of ARMv6m instructions☆18May 23, 2017Updated 9 years ago
- Small micro-coded RISC-V softcore☆15Nov 27, 2018Updated 7 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- "Very low cost, tiny (USB thumb size) FPGA board. 1st board with Efinix Trion FPGA and comes with Efinity IDE Solder or unsoldered versio…☆25Nov 11, 2019Updated 6 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆36Aug 13, 2024Updated last year
- Vector processor for RISC-V vector ISA☆138Oct 19, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This is my MTech Thesis Dissertation Topic.☆10Oct 21, 2022Updated 3 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Yet another port of FreeRTOS to Beaglebone Black (AM335x)☆11Dec 8, 2016Updated 9 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 9 years ago
- ☆27Apr 26, 2020Updated 6 years ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- ☆16Dec 16, 2021Updated 4 years ago