ucam-comparch / clarviLinks
Clarvi simple RISC-V processor for teaching
☆58Updated 8 years ago
Alternatives and similar repositories for clarvi
Users that are interested in clarvi are comparing it to the libraries listed below
Sorting:
- Yet Another RISC-V Implementation☆97Updated 11 months ago
- An Open-Source Design and Verification Environment for RISC-V☆83Updated 4 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆113Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- ☆40Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- ☆97Updated last year
- Chisel Learning Journey☆109Updated 2 years ago
- General Purpose AXI Direct Memory Access☆58Updated last year
- A simple DDR3 memory controller☆59Updated 2 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- RISC-V Verification Interface☆102Updated 3 months ago
- RISC-V System on Chip Template☆159Updated 2 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 10 months ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 2 months ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- Platform Level Interrupt Controller☆41Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last month