ucam-comparch / clarviLinks
Clarvi simple RISC-V processor for teaching
☆55Updated 7 years ago
Alternatives and similar repositories for clarvi
Users that are interested in clarvi are comparing it to the libraries listed below
Sorting:
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Platform Level Interrupt Controller☆40Updated last year
- General Purpose AXI Direct Memory Access☆50Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- RISC-V Verification Interface☆92Updated this week
- ☆58Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- ☆95Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- An Open-Source Design and Verification Environment for RISC-V☆80Updated 4 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- Simple single-port AXI memory interface☆41Updated 11 months ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- Chisel Learning Journey☆109Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated 11 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year