ucam-comparch / clarviLinks
Clarvi simple RISC-V processor for teaching
☆58Updated 8 years ago
Alternatives and similar repositories for clarvi
Users that are interested in clarvi are comparing it to the libraries listed below
Sorting:
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- ☆97Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- An Open-Source Design and Verification Environment for RISC-V☆83Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 9 months ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Yet Another RISC-V Implementation☆97Updated last year
- Platform Level Interrupt Controller☆42Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- ☆40Updated last year
- RISC-V System on Chip Template☆159Updated last month
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆102Updated 6 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated 2 months ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- ☆64Updated 4 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆113Updated last week
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 months ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆64Updated 4 years ago
- RISC-V Verification Interface☆103Updated 3 months ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 3 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago