Clarvi simple RISC-V processor for teaching
☆57Aug 25, 2017Updated 8 years ago
Alternatives and similar repositories for clarvi
Users that are interested in clarvi are comparing it to the libraries listed below
Sorting:
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- An implementation of RISC-V☆49Dec 11, 2025Updated 2 months ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- Repository for Hornet RISC-V Core☆19Sep 15, 2022Updated 3 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆26Jan 11, 2019Updated 7 years ago
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆48Oct 11, 2025Updated 4 months ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- A synthesizable picmicro-midrange clone for FPGAs☆13Nov 8, 2019Updated 6 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 2 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- ☆12Mar 9, 2018Updated 7 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Apr 15, 2024Updated last year
- An experimental CPU design☆14Feb 9, 2020Updated 6 years ago
- Partial BPF/XDP implementation of experimental research prototype IEEE 802.1CB FRER for Linux☆13Aug 29, 2025Updated 6 months ago
- ☆10Dec 18, 2017Updated 8 years ago
- ☆110Oct 19, 2018Updated 7 years ago
- ☆81Feb 7, 2026Updated last month
- DyRACT Open Source Repository☆16May 4, 2016Updated 9 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Small Stack-Based Computer Compiler -- Verilog micro controller for FPGA housekeeping with peripherals☆16Jan 11, 2020Updated 6 years ago
- Wishbone to AXI bridge (VHDL)☆44Aug 29, 2019Updated 6 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20May 30, 2019Updated 6 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago
- ☆18Oct 6, 2025Updated 5 months ago
- RISCV Gem5 simulator flow for Architetture dei Sistemi di Elaborazione☆31Nov 5, 2025Updated 4 months ago
- uRV RISC-V core☆19Sep 29, 2015Updated 10 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated last year
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 6 years ago
- Raspberry Pi - BCM2835☆22Jun 2, 2017Updated 8 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- "Very low cost, tiny (USB thumb size) FPGA board. 1st board with Efinix Trion FPGA and comes with Efinity IDE Solder or unsoldered versio…☆25Nov 11, 2019Updated 6 years ago
- A 5 stage-pipeline RV32I implementation in VHDL☆22Mar 13, 2020Updated 5 years ago
- RCA COSMAC CDP1802 functional equivalent CPU core in VHDL☆27Jan 7, 2018Updated 8 years ago
- Resources and guide for preparing for Stanford's electrical engineering qualification exams.☆25Feb 4, 2020Updated 6 years ago