olofk / fusesocotbLinks
Quick'n'dirty FuseSoC+cocotb example
☆18Updated 10 months ago
Alternatives and similar repositories for fusesocotb
Users that are interested in fusesocotb are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- ☆43Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- ☆38Updated 3 years ago
- RISC-V Nox core☆68Updated 3 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 3 months ago
- SystemVerilog Linter based on pyslang☆31Updated 5 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- SpiceBind – spice inside HDL simulator☆56Updated 3 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated this week
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 2 years ago
- Open source ISS and logic RISC-V 32 bit project☆61Updated last week
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆74Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- UART models for cocotb☆31Updated last month
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- Python Tool for UVM Testbench Generation☆54Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- ☆32Updated 9 months ago
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago