olofk / fusesocotbLinks
Quick'n'dirty FuseSoC+cocotb example
☆18Updated 6 months ago
Alternatives and similar repositories for fusesocotb
Users that are interested in fusesocotb are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 2 weeks ago
- ☆36Updated 2 years ago
- ☆41Updated 3 years ago
- ☆32Updated 4 months ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated this week
- SystemVerilog Linter based on pyslang☆30Updated 3 weeks ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆14Updated last month
- A compact, configurable RISC-V core☆11Updated 2 months ago
- FPGA250 aboard the eFabless Caravel☆29Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- Platform Level Interrupt Controller☆40Updated last year
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- UW reference flow for Free45PDK and The OpenROAD Project☆11Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- ☆13Updated 5 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆67Updated 8 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- ☆26Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Characterizer☆22Updated 2 weeks ago
- ☆59Updated 3 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆6Updated last week
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 6 months ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Wishbone interconnect utilities☆41Updated 3 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- RISC-V Nox core☆62Updated 2 months ago
- UART models for cocotb☆29Updated 2 years ago