EDDRSoftware / gdsFileParser
This library is a low level parser for the GDSII file format.
☆31Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for gdsFileParser
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆114Updated last year
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆51Updated 2 years ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆38Updated 6 years ago
- GDS to ASCII Converter☆17Updated 10 months ago
- C++ library and command-line utility for reading GDSII geometry files☆44Updated 4 years ago
- KLayout technology files for FreePDK45☆20Updated 3 years ago
- Fork from https://sourceforge.net/projects/gds3d☆67Updated 5 months ago
- Intel's Analog Detailed Router☆37Updated 5 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Updated 4 years ago
- This library is a low level parser for the OpenAccess file format.☆13Updated 7 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆147Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- A Design Rule Checker with GPU Acceleration☆43Updated last year
- Circuit release of the MAGICAL project☆29Updated 4 years ago
- GDSII manipulation libaray☆15Updated last year
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆27Updated 9 years ago
- Simple and most probably incomplete parser for spectre netlists☆16Updated 8 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆49Updated last week
- Python script to convert image files to GDSII files☆56Updated 4 months ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆20Updated 4 months ago
- ☆19Updated 3 years ago
- Qrouter detail router for digital ASIC designs☆56Updated last month
- UCSD Detailed Router☆79Updated 3 years ago
- Library Exchange Format (LEF) and Design Exchange Format (DEF)☆18Updated 4 years ago
- ☆19Updated 3 years ago
- EDA physical synthesis optimization kit☆50Updated last year
- VLSI EDA Global Router☆68Updated 6 years ago
- KLayout technology files for Skywater SKY130☆38Updated last year
- DATC Robust Design Flow.☆37Updated 4 years ago