Description of Chinese SM3 Hash algorithm with Verilog HDL
☆56Aug 5, 2018Updated 8 years ago
Alternatives and similar repositories for FPGA-SM3-HASH
Users that are interested in FPGA-SM3-HASH are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA implementation of Chinese SM4 encryption algorithm.☆57Mar 11, 2018Updated 8 years ago
- A implement of Chinese SHA(SM3) on FPGA from SHU ACTION team☆10Oct 9, 2019Updated 7 years ago
- Verilog Implementation of SM4 s-box☆22Jun 24, 2019Updated 7 years ago
- RISC-V instruction set extensions for SM4 block cipher☆22Mar 6, 2020Updated 6 years ago
- opensource crypto IP core☆31Nov 20, 2020Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆146Oct 3, 2020Updated 6 years ago
- ☆28Mar 25, 2019Updated 7 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 6 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Sep 16, 2022Updated 4 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 9 years ago
- Verilog implementation of the SHA-512 hash function.☆47Jan 17, 2026Updated 9 months ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆49Jun 13, 2023Updated 3 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- ☆13Oct 11, 2023Updated 3 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆27Aug 1, 2018Updated 8 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- AXI4 to SRAM Interface☆13May 2, 2022Updated 4 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆14Nov 26, 2024Updated last year
- AES加密解密算法的Verilog实现☆71Jan 17, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆27Jun 12, 2022Updated 4 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆21Jul 12, 2019Updated 7 years ago
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 10 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 10 months ago
- ☆27Aug 11, 2021Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 9 years ago
- personal practice☆11Sep 18, 2026Updated last month
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆47Oct 8, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- axi video dma ip in verilog☆11Aug 22, 2020Updated 6 years ago
- ☆13Apr 24, 2015Updated 11 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆57Apr 3, 2025Updated last year
- ☆14Aug 26, 2016Updated 10 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆18Oct 25, 2017Updated 9 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- SM4加密解密算法Verilog代码实现☆13Jun 5, 2024Updated 2 years ago
Are these results useful?