FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.
☆17Oct 25, 2017Updated 8 years ago
Alternatives and similar repositories for LPN-based_PUF
Users that are interested in LPN-based_PUF are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Defense/Attack PUF Library (DA PUF Library)☆56May 5, 2020Updated 6 years ago
- Repository to store all design and testbench files for Senior Design☆23Apr 16, 2020Updated 6 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆24Nov 24, 2017Updated 8 years ago
- Python Code and Dataset for different PUFs☆20Mar 11, 2026Updated 5 months ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)☆26Jun 24, 2020Updated 6 years ago
- FPGA implementation of a physical unclonable function for authentication☆34Apr 7, 2017Updated 9 years ago
- A .NET implementation of the Reed-Solomon algorithm, supporting error, erasure and errata correction☆17Mar 22, 2019Updated 7 years ago
- ☆19Aug 22, 2022Updated 4 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- PowerSensor is a low-cost, custom-built device that measures the instantaneous power consumption of GPUs and other devices at a high time…☆11Jul 20, 2026Updated last month
- Library routines for the different pathloss model from 3GPP & ITU for IMT2020 evaluation & 5G simulation works☆17Oct 23, 2019Updated 6 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- ☆13Apr 24, 2015Updated 11 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…☆17Jul 28, 2023Updated 3 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 7 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆28Mar 11, 2022Updated 4 years ago
- Reed Solomon Encoder and Decoder Digital IP☆22Jun 14, 2020Updated 6 years ago
- Ring Oscillator Physically Unclonable Funtion☆29Sep 9, 2021Updated 4 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆144Nov 5, 2022Updated 3 years ago
- Achieve RSA4096 with C language☆15Oct 9, 2018Updated 7 years ago
- opensource crypto IP core☆30Nov 20, 2020Updated 5 years ago
- Upstream eglibc + xilinx branches☆19Nov 7, 2013Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- Docker image for running Vivado in a 64-bit Debian Jessie container☆13Mar 17, 2018Updated 8 years ago
- 一种新的基于混沌映射的比特级图像加密算法的 python 实现（原论文题目：A novel bit-level image encryption algorithm based on chaotic maps，链接：https://doi.org/10.1016/j.opt…☆27May 14, 2023Updated 3 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆56Aug 5, 2018Updated 8 years ago
- Sweet B is a safe, compact, embeddable library for elliptic curve cryptography.☆38Aug 3, 2022Updated 4 years ago
- SHA3 (KECCAK)☆20Jul 17, 2014Updated 12 years ago
- STM32WL SOC LoRa / LoRaWAN development board with JTAG debugger and sensors for light, temperature, humidity, pressure, 3-axis digital ma…☆20Sep 26, 2025Updated 11 months ago
- BRAT Lab files for generating CSI datasets with QuaDRiGa channel model☆22Jan 19, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FIPS 202 compliant SHA-3 core in Verilog☆25Oct 8, 2020Updated 5 years ago
- This is an implementation of the Elliptic-Curve Diffie-Hellman Cryptographic Algorithm.☆15Nov 29, 2021Updated 4 years ago
- Byte-oriented AES-256 in CTR mode☆25Jul 18, 2022Updated 4 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- TensorFlow上的一些项目实例☆16Apr 15, 2019Updated 7 years ago
- True Random Number Generator core implemented in Verilog.☆86Oct 8, 2020Updated 5 years ago
- sm2/3/4 tools for cryptography practitioners☆23Feb 3, 2021Updated 5 years ago