FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.
☆17Oct 25, 2017Updated 8 years ago
Alternatives and similar repositories for LPN-based_PUF
Users that are interested in LPN-based_PUF are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Defense/Attack PUF Library (DA PUF Library)☆55May 5, 2020Updated 6 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Nov 24, 2017Updated 8 years ago
- Repository to store all design and testbench files for Senior Design☆22Apr 16, 2020Updated 6 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FPGA implementation of a physical unclonable function for authentication☆35Apr 7, 2017Updated 9 years ago
- Hardware for the Breaking Bitcoin Board☆13Jul 30, 2017Updated 8 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- Library routines for the different pathloss model from 3GPP & ITU for IMT2020 evaluation & 5G simulation works☆17Oct 23, 2019Updated 6 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- PowerSensor is a low-cost, custom-built device that measures the instantaneous power consumption of GPUs and other devices at a high time…☆10Dec 15, 2025Updated 5 months ago
- UVM☆14Mar 16, 2020Updated 6 years ago
- Flexibly construct and implement attacks on Learning Parity with Noise☆11Sep 26, 2023Updated 2 years ago
- Hardware random number generator for FPGAs☆10May 7, 2015Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Scripts relating to decryption failures in PQCRYPTO schemes☆11Feb 22, 2021Updated 5 years ago
- This repository contains source code for Universal boot loader This repository contains source code for Universal boot loader for use wit…☆12Aug 19, 2025Updated 9 months ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- Subdomain takeover scanner using Python asyncio☆18Oct 24, 2022Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆22Jun 14, 2020Updated 5 years ago
- Achieve RSA4096 with C language☆15Oct 9, 2018Updated 7 years ago
- ☆13Sep 9, 2019Updated 6 years ago
- Location Privacy Meter: A tool to model human mobility and quantify location privacy☆17May 25, 2021Updated 5 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆26Mar 15, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- opensource crypto IP core☆30Nov 20, 2020Updated 5 years ago
- Ring Oscillator Physically Unclonable Funtion☆26Sep 9, 2021Updated 4 years ago
- Unique identification of 50,000+ virtual reality users from their head and hand motion data☆14May 14, 2023Updated 3 years ago
- Polar code implementation in C☆21Aug 17, 2019Updated 6 years ago
- This repo contains the PUF and authentication codes for IoT authentication protocol development project☆12Apr 11, 2020Updated 6 years ago
- Docker image for running Vivado in a 64-bit Debian Jessie container☆13Mar 17, 2018Updated 8 years ago
- STM32WL SOC LoRa / LoRaWAN development board with JTAG debugger and sensors for light, temperature, humidity, pressure, 3-axis digital ma…☆19Sep 26, 2025Updated 7 months ago
- SHA3 (KECCAK)☆19Jul 17, 2014Updated 11 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆24Oct 8, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆28Mar 11, 2022Updated 4 years ago
- DOM Protected Hardware Implementation of AES☆28May 20, 2016Updated 10 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 5 years ago
- TensorFlow上的一些项目实例☆16Apr 15, 2019Updated 7 years ago
- The Subutai™ Router open hardware project sources.☆16Oct 2, 2017Updated 8 years ago
- True Random Number Generator core implemented in Verilog.☆85Oct 8, 2020Updated 5 years ago
- ☆17Jul 12, 2020Updated 5 years ago