scluconn / LPN-based_PUFLinks
FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.
☆15Updated 7 years ago
Alternatives and similar repositories for LPN-based_PUF
Users that are interested in LPN-based_PUF are comparing it to the libraries listed below
Sorting:
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆53Updated 7 years ago
- Repository to store all design and testbench files for Senior Design☆17Updated 5 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆21Updated 3 years ago
- Ring Oscillator Physically Unclonable Funtion☆23Updated 3 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 6 months ago
- AES hardware engine for Xilinx Zynq platform☆31Updated 3 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago
- opensource crypto IP core☆27Updated 4 years ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆54Updated 2 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 5 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆21Updated 7 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Verilog Implementation of SM4 s-box☆20Updated 5 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- ☆13Updated 10 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆19Updated 2 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆48Updated 6 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆28Updated this week
- 4096bit RSA project, with verilog code, python test code, etc☆45Updated 5 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆39Updated 8 years ago