scluconn / LPN-based_PUF
FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.
☆14Updated 7 years ago
Alternatives and similar repositories for LPN-based_PUF:
Users that are interested in LPN-based_PUF are comparing it to the libraries listed below
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Defense/Attack PUF Library (DA PUF Library)☆48Updated 4 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆21Updated 7 years ago
- Repository to store all design and testbench files for Senior Design☆17Updated 4 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 7 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆22Updated 3 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆48Updated 7 years ago
- RISC-V instruction set extensions for SM4 block cipher☆19Updated 5 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago
- Ring Oscillator Physically Unclonable Funtion☆19Updated 3 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆15Updated 5 years ago
- opensource crypto IP core☆27Updated 4 years ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆32Updated 10 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆49Updated 2 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- AES hardware engine for Xilinx Zynq platform☆30Updated 3 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 4 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆12Updated 3 months ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- Verilog Implementation of SM4 s-box☆20Updated 5 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆47Updated 6 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆29Updated 3 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆45Updated 5 years ago
- Custom Coprocessor Interface for VexRiscv☆9Updated 6 years ago
- AES加密解密算法的Verilog实现☆64Updated 9 years ago
- ☆13Updated 9 years ago