scluconn / LPN-based_PUFLinks
FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.
☆15Updated 7 years ago
Alternatives and similar repositories for LPN-based_PUF
Users that are interested in LPN-based_PUF are comparing it to the libraries listed below
Sorting:
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆24Updated 3 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆40Updated 5 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Updated 6 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago
- True Random Number Generator core implemented in Verilog.☆76Updated 4 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Ring Oscillator Physically Unclonable Funtion☆25Updated 4 years ago
- Repository to store all design and testbench files for Senior Design☆19Updated 5 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Updated 5 months ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆56Updated 7 years ago
- opensource crypto IP core☆28Updated 4 years ago
- AES加密解密算法的Verilog实现☆66Updated 9 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 7 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Updated 7 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆40Updated 8 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆46Updated 5 years ago
- Defense/Attack PUF Library (DA PUF Library)☆51Updated 5 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 9 months ago
- Verilog based BCH encoder/decoder☆124Updated 2 years ago
- Side-channel analysis setup for OpenTitan☆37Updated this week
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆388Updated 5 months ago
- AES hardware engine for Xilinx Zynq platform☆32Updated 4 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆18Updated 9 years ago