fatestudio / RSA4096
4096bit RSA project, with verilog code, python test code, etc
☆42Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for RSA4096
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆35Updated 4 years ago
- ☆12Updated 9 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆25Updated 6 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆44Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆28Updated last month
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆47Updated 4 months ago
- ☆16Updated 5 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆44Updated 2 months ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- The memory model was leveraged from micron.☆19Updated 6 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 4 years ago
- ☆46Updated 3 years ago
- Implementation of the PCIe physical layer☆29Updated 4 years ago
- ☆25Updated 4 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- Implementation of the SHA256 Algorithm in Verilog☆37Updated 12 years ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆40Updated 3 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆45Updated 6 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆39Updated 9 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆14Updated 3 weeks ago
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆19Updated 6 years ago
- ☆10Updated 8 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆41Updated 7 months ago
- General Purpose AXI Direct Memory Access☆44Updated 5 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆35Updated 2 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆16Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆22Updated 2 years ago