☆27Mar 25, 2019Updated 7 years ago
Alternatives and similar repositories for sm4-verilog
Users that are interested in sm4-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA implementation of Chinese SM4 encryption algorithm.☆57Mar 11, 2018Updated 8 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- Verilog Implementation of SM4 s-box☆22Jun 24, 2019Updated 7 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆56Aug 5, 2018Updated 8 years ago
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Montgomery multiply☆12Mar 21, 2015Updated 11 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Jun 25, 2026Updated 2 months ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 5 years ago
- 一个简单的神经网络，条理清晰，适合入门。☆14Jul 12, 2017Updated 9 years ago
- ☆11Oct 2, 2023Updated 2 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- Correlation Power Analysis☆13Aug 3, 2018Updated 8 years ago
- FPGA CryptoNight V7 Minner☆32Aug 26, 2019Updated 7 years ago
- ☆11Nov 24, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- opensource crypto IP core☆30Nov 20, 2020Updated 5 years ago
- Verilog implementation of the SHA-512 hash function.☆47Jan 17, 2026Updated 7 months ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- Verilog 2001 implementation of the ChaCha stream cipher.☆46Jan 17, 2026Updated 7 months ago
- Improved Plantard Arithmetic for Lattice-based Cryptography☆16Sep 2, 2024Updated 2 years ago
- RS-485 / CDBUS JPEG Camera☆19Aug 6, 2026Updated last month
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …☆17Oct 10, 2023Updated 2 years ago
- Hardware Acceleration of Neural Networks for Event Camera-Based Object Detection on SoC FPGAs☆23Jun 19, 2026Updated 2 months ago
- FIPS 202 compliant SHA-3 core in Verilog☆26Oct 8, 2020Updated 5 years ago
- homepage☆11Updated this week
- USB capture IP☆27Jun 6, 2020Updated 6 years ago
- This is a GCS based on C# for Windows7/10, which is forked and modified from https://github.com/ArduPilot/MissionPlanner☆18May 30, 2023Updated 3 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- SpringMVC + Hibernate + Shiro 个人博客☆15Aug 28, 2017Updated 9 years ago
- ☆146Oct 3, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog implementation of the SHA-1 cryptgraphic hash function☆57Apr 3, 2025Updated last year
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆24May 18, 2018Updated 8 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆55Sep 17, 2017Updated 8 years ago
- Implementation of Differential Power Analysis (DPA) and Correlation Power Analysis (CPA) attacks on AES-128☆26May 2, 2023Updated 3 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆49Jun 13, 2023Updated 3 years ago
- CPA (Correlation Power Analysis) attacks against the AES (Advanced Encryption Standard)☆24Jul 24, 2017Updated 9 years ago
- Package for dynamic programming☆13Jun 23, 2020Updated 6 years ago