gongxunwu / sm4-verilogView external linksLinks
☆25Mar 25, 2019Updated 6 years ago
Alternatives and similar repositories for sm4-verilog
Users that are interested in sm4-verilog are comparing it to the libraries listed below
Sorting:
- FPGA implementation of Chinese SM4 encryption algorithm.☆57Mar 11, 2018Updated 7 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆42Dec 1, 2019Updated 6 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆52Aug 5, 2018Updated 7 years ago
- Verilog Implementation of SM4 s-box☆22Jun 24, 2019Updated 6 years ago
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 9 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Dec 19, 2024Updated last year
- Montgomery multiply☆12Mar 21, 2015Updated 10 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 2 years ago
- RISC-V instruction set extensions for SM4 block cipher☆21Mar 6, 2020Updated 5 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- opensource crypto IP core☆29Nov 20, 2020Updated 5 years ago
- Implementation of the SHA256 Algorithm in Verilog☆38Jan 2, 2012Updated 14 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated last year
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- FPGA CryptoNight V7 Minner☆31Aug 26, 2019Updated 6 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆37Sep 25, 2014Updated 11 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 10 months ago
- AXI4 BFM in Verilog☆35Dec 13, 2016Updated 9 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- ☆145Oct 3, 2020Updated 5 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- ☆11Sep 26, 2023Updated 2 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Verilog implementation of the SHA-512 hash function.☆44Jan 17, 2026Updated last month
- Attempt for a cross platform AES-GCM encryption☆43Sep 23, 2020Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 3 years ago
- Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignore…☆10Jan 27, 2026Updated 3 weeks ago
- 一个简单的神经网络，条理清晰，适合入门。☆14Jul 12, 2017Updated 8 years ago
- ☆14Jun 30, 2019Updated 6 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆13Mar 10, 2019Updated 6 years ago
- Golang package for PCI Express data transfers☆13Apr 24, 2018Updated 7 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago