secworks / trngLinks
True Random Number Generator core implemented in Verilog.
☆75Updated 4 years ago
Alternatives and similar repositories for trng
Users that are interested in trng are comparing it to the libraries listed below
Sorting:
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Verilog based BCH encoder/decoder☆120Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆147Updated 3 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- I2C controller core☆43Updated 2 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆39Updated 8 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Advanced Encryption Standard (AES) SystemVerilog Core☆34Updated 7 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- round robin arbiter☆74Updated 10 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆44Updated 10 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- JTAG Test Access Port (TAP)☆33Updated 10 years ago
- ☆86Updated 2 months ago
- A demo system for Ibex including debug support and some peripherals☆67Updated last week
- Ethernet 10GE MAC☆45Updated 10 years ago
- Basic RISC-V Test SoC☆128Updated 6 years ago
- Control and Status Register map generator for HDL projects☆116Updated last week
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆21Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago