True Random Number Generator core implemented in Verilog.
☆86Oct 8, 2020Updated 6 years ago
Alternatives and similar repositories for trng
Users that are interested in trng are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆24Nov 24, 2017Updated 8 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 6 years ago
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆230Jun 22, 2026Updated 4 months ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆471Dec 29, 2025Updated 10 months ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- ☆10Jan 9, 2023Updated 3 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆57Apr 3, 2025Updated last year
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- axi video dma ip in verilog☆11Aug 22, 2020Updated 6 years ago
- In this paper, a series of Ring Oscillators has been wired in different ways to form Ring Oscillator PUFs to find out the RO PUF which ha…☆12Jul 4, 2020Updated 6 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆165Feb 27, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Verilog implementation of the SHA-512 hash function.☆47Jan 17, 2026Updated 9 months ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 8 months ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆56Aug 5, 2018Updated 8 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- Kogge-Stone Adder in Verilog☆18Nov 19, 2021Updated 4 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆18Oct 25, 2017Updated 9 years ago
- Hardware random number generator for FPGAs☆10May 7, 2015Updated 11 years ago
- personal practice☆11Sep 18, 2026Updated last month
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Audio filtering with pyfda and cocotb☆13Sep 24, 2020Updated 6 years ago
- Mathematical Functions in Verilog☆101Mar 7, 2021Updated 5 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆42Oct 23, 2016Updated 10 years ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- A FPGA layer 2 network switch with the unique ability of having virtual ports that can transmit and receive UDP data.☆13Jul 24, 2026Updated 3 months ago
- Cryptographic Key Generation from PUF Data☆23Oct 29, 2019Updated 7 years ago
- Build an open source, extremely simple DMA.☆25Feb 17, 2019Updated 7 years ago
- RTL Verilog library for various DSP modules☆103Feb 17, 2022Updated 4 years ago
- This is a simple implementation of an Arbiter PUF made for an FPGA Artix-7. Project part of the course Embedded Systems, part of the Elec…☆13Mar 17, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 6 years ago
- A implement of Chinese SHA(SM3) on FPGA from SHU ACTION team☆10Oct 9, 2019Updated 7 years ago
- TCL scripts for FPGA (Xilinx)☆36Jul 5, 2022Updated 4 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆20Mar 26, 2026Updated 7 months ago
- Verilog PreProcessor.☆12Nov 9, 2015Updated 10 years ago
- a MIPS-based embedded system on FPGA☆10Mar 10, 2017Updated 9 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆16Oct 10, 2020Updated 6 years ago