True Random Number Generator core implemented in Verilog.
☆80Oct 8, 2020Updated 5 years ago
Alternatives and similar repositories for trng
Users that are interested in trng are comparing it to the libraries listed below
Sorting:
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆24Nov 24, 2017Updated 8 years ago
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆215Nov 26, 2025Updated 3 months ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Apr 2, 2025Updated 11 months ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- ☆19Jul 25, 2018Updated 7 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆53Aug 5, 2018Updated 7 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆417Dec 29, 2025Updated 2 months ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Oct 25, 2017Updated 8 years ago
- Testbenches for HDL projects☆22Updated this week
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Jun 6, 2020Updated 5 years ago
- Mathematical Functions in Verilog☆97Mar 7, 2021Updated 4 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆46Nov 24, 2025Updated 3 months ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆58Mar 11, 2018Updated 7 years ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Dec 4, 2020Updated 5 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Build an open source, extremely simple DMA.☆23Feb 17, 2019Updated 7 years ago
- AXI support for Migen/MiSoC☆28Jun 5, 2025Updated 8 months ago
- ☆29Feb 20, 2024Updated 2 years ago
- USB Full Speed PHY☆48May 3, 2020Updated 5 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆11Sep 22, 2020Updated 5 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆42Dec 1, 2019Updated 6 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago