secworks / trngLinks
True Random Number Generator core implemented in Verilog.
☆75Updated 4 years ago
Alternatives and similar repositories for trng
Users that are interested in trng are comparing it to the libraries listed below
Sorting:
- Verilog based BCH encoder/decoder☆122Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆137Updated 3 weeks ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 5 months ago
- round robin arbiter☆74Updated 10 years ago
- Mathematical Functions in Verilog☆93Updated 4 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆39Updated 5 years ago
- ☆87Updated 4 months ago
- ☆61Updated 4 years ago
- Verilog digital signal processing components☆143Updated 2 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- A simple DDR3 memory controller☆57Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆168Updated 7 months ago
- Basic RISC-V Test SoC☆137Updated 6 years ago
- Verilog Ethernet Switch (layer 2)☆44Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 3 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- A demo system for Ibex including debug support and some peripherals☆73Updated last month
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆151Updated 4 months ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- Yet Another RISC-V Implementation☆94Updated 9 months ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆64Updated 8 years ago
- Platform Level Interrupt Controller☆41Updated last year
- ☆26Updated 4 years ago
- AHB3-Lite Interconnect☆89Updated last year