ljgibbslf / SM2_coreLinks
opensource crypto IP core
☆29Updated 5 years ago
Alternatives and similar repositories for SM2_core
Users that are interested in SM2_core are comparing it to the libraries listed below
Sorting:
- FPGA implementation of Chinese SM4 encryption algorithm.☆56Updated 7 years ago
- ☆80Updated 3 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆32Updated 7 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆41Updated 6 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Updated 6 years ago
- AES加密解密算法的Verilog实现☆67Updated 9 years ago
- Computational Storage Device based on the open source project OpenSSD.☆29Updated 5 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆12Updated 6 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆147Updated 2 years ago
- AES hardware engine for Xilinx Zynq platform☆32Updated 4 years ago
- ☆20Updated 4 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆52Updated 7 years ago
- Open-Channel Open-Way Flash Controller☆20Updated 4 years ago
- Implementation of the PCIe physical layer☆60Updated 6 months ago
- ☆34Updated 3 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- NVMe Controller featuring Hardware Acceleration☆101Updated 4 years ago
- RISC-V instruction set extensions for SM4 block cipher☆21Updated 5 years ago
- ☆34Updated 4 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Updated 5 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Updated 7 months ago
- USB -> AXI Debug Bridge☆41Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆84Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Updated 8 years ago
- ☆36Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- 国产VU13P加速卡资料☆81Updated 9 months ago
- Verilog based BCH encoder/decoder☆131Updated 3 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year