ljgibbslf / SM2_coreView external linksLinks
opensource crypto IP core
☆29Nov 20, 2020Updated 5 years ago
Alternatives and similar repositories for SM2_core
Users that are interested in SM2_core are comparing it to the libraries listed below
Sorting:
- FPGA implementation of Chinese SM4 encryption algorithm.☆57Mar 11, 2018Updated 7 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- ☆145Oct 3, 2020Updated 5 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Apr 2, 2025Updated 10 months ago
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆18Apr 18, 2022Updated 3 years ago
- Wishbone SATA Controller☆24Oct 16, 2025Updated 3 months ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- ☆35Jun 9, 2022Updated 3 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 9 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Dec 19, 2024Updated last year
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆37Sep 25, 2014Updated 11 years ago
- ☆16Mar 18, 2024Updated last year
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Oct 25, 2017Updated 8 years ago
- Open-Channel Open-Way Flash Controller☆22Sep 10, 2021Updated 4 years ago
- SHA3 (KECCAK)☆18Jul 17, 2014Updated 11 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 2 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆42Dec 1, 2019Updated 6 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆24Nov 24, 2017Updated 8 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Jul 12, 2019Updated 6 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- ☆25Mar 25, 2019Updated 6 years ago
- Repository for Xilinx PCIe DMA drivers☆47Jan 19, 2018Updated 8 years ago
- ☆35Dec 10, 2023Updated 2 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆36Dec 8, 2025Updated 2 months ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72May 12, 2025Updated 9 months ago
- ☆82Jun 27, 2022Updated 3 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆28Aug 1, 2018Updated 7 years ago
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆34Apr 21, 2021Updated 4 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Jun 5, 2021Updated 4 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Sep 21, 2021Updated 4 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Nov 21, 2024Updated last year
- 自己学习 Qt QCustomPlot库的例程☆12Oct 18, 2020Updated 5 years ago
- — 基于 .NET 8 的 Windows 串口调试助手，支持串口管理、实时收发与脚本扩展。— Windows Serial Port Debugging Assistant based on .NET 8, supporting serial port managemen…☆17Dec 1, 2025Updated 2 months ago
- ☆13Apr 14, 2023Updated 2 years ago