native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches
☆46Nov 24, 2014Updated 11 years ago
Alternatives and similar repositories for verilog-utils
Users that are interested in verilog-utils are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43May 22, 2020Updated 6 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆22Dec 11, 2023Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆36May 12, 2020Updated 6 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- AMD Xilinx University Program Vivado tutorial☆50Feb 13, 2023Updated 3 years ago
- Pipelined DCPU-16 Verilog Implementation☆42May 30, 2012Updated 14 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆935Apr 15, 2026Updated 2 months ago
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆27Mar 9, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- TCAM (Ternary Content-Addressable Memory) in Verilog☆57Oct 9, 2023Updated 2 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 13 years ago
- verilog modules☆15May 4, 2020Updated 6 years ago
- ☆35Jul 9, 2025Updated 11 months ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Jun 26, 2026Updated last week
- ☆27Apr 28, 2021Updated 5 years ago
- ☆81Feb 5, 2022Updated 4 years ago
- ☆21Mar 5, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog implementation of the SHA-512 hash function.☆46Jan 17, 2026Updated 5 months ago
- ☆14Apr 12, 2018Updated 8 years ago
- Collection of open-source peripherals in Verilog☆186May 3, 2022Updated 4 years ago
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated 2 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Dec 4, 2019Updated 6 years ago
- Verilator open-source SystemVerilog simulator and lint system☆25Jun 26, 2026Updated last week
- A small 32-bit implementation of the RISC-V architecture☆33Apr 10, 2026Updated 2 months ago
- Verilog UART☆573Feb 27, 2025Updated last year
- Verilog implementation of the SHA-1 cryptgraphic hash function☆57Apr 3, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog UART☆199Jun 4, 2013Updated 13 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- Linux UIO Driver for AXI DMA☆15Jul 23, 2018Updated 7 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- ☆11Sep 14, 2020Updated 5 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Jun 26, 2026Updated last week