native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches
☆46Nov 24, 2014Updated 11 years ago
Alternatives and similar repositories for verilog-utils
Users that are interested in verilog-utils are comparing it to the libraries listed below
Sorting:
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43May 22, 2020Updated 5 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆20Dec 11, 2023Updated 2 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆34May 12, 2020Updated 5 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated last year
- AMD Xilinx University Program Vivado tutorial☆43Feb 13, 2023Updated 3 years ago
- Verilog Content Addressable Memory Module☆115Mar 2, 2022Updated 4 years ago
- ☆21Mar 5, 2023Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆22Updated this week
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago
- verilog modules☆15May 4, 2020Updated 5 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- SERDES-based TDC core for Spartan-6☆18Aug 2, 2012Updated 13 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆899Updated this week
- TCP Offload Engine☆78Nov 18, 2017Updated 8 years ago
- Revision Control Labs and Materials☆25Jan 23, 2018Updated 8 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆55Oct 9, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- ☆12May 21, 2024Updated last year
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Mar 9, 2016Updated 9 years ago
- Pipelined DCPU-16 Verilog Implementation☆42May 30, 2012Updated 13 years ago
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated last year
- ☆27Apr 28, 2021Updated 4 years ago
- example code for the logi-boards from pong chu HDL book☆30Sep 4, 2015Updated 10 years ago
- ☆78Feb 5, 2022Updated 4 years ago
- ☆38Jul 6, 2025Updated 7 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆70Dec 17, 2025Updated 2 months ago
- Collection of open-source peripherals in Verilog☆185May 3, 2022Updated 3 years ago
- Verilog UART☆192Jun 4, 2013Updated 12 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- Verilog UART☆536Feb 27, 2025Updated last year
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Dec 24, 2020Updated 5 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year