shuckc / verilog-utilsLinks
native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches
☆46Updated 10 years ago
Alternatives and similar repositories for verilog-utils
Users that are interested in verilog-utils are comparing it to the libraries listed below
Sorting:
- Verilog Content Addressable Memory Module☆108Updated 3 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆37Updated 8 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆76Updated 6 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆113Updated this week
- Ethernet interface modules for Cocotb☆69Updated last year
- PCI express simulation framework for Cocotb☆173Updated 3 months ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆69Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 9 months ago
- Ethernet 10GE MAC☆45Updated 11 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- round robin arbiter☆75Updated 11 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- ☆64Updated 4 years ago
- Altera Advanced Synthesis Cookbook 11.0☆107Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆154Updated 5 months ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆62Updated 4 years ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆65Updated 3 weeks ago
- Implementation of the PCIe physical layer☆49Updated last month
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆67Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆53Updated last year