shuckc / verilog-utilsLinks
native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches
☆46Updated 10 years ago
Alternatives and similar repositories for verilog-utils
Users that are interested in verilog-utils are comparing it to the libraries listed below
Sorting:
- Verilog Content Addressable Memory Module☆111Updated 3 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆37Updated 9 years ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- Ethernet interface modules for Cocotb☆70Updated 3 weeks ago
- Open source FPGA-based NIC and platform for in-network compute☆66Updated last month
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆76Updated 6 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- round robin arbiter☆75Updated 11 years ago
- Ethernet 10GE MAC☆45Updated 11 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆46Updated 9 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆114Updated last week
- PCI express simulation framework for Cocotb☆179Updated 3 weeks ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆67Updated this week
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- ☆79Updated 3 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 4 months ago
- Altera Advanced Synthesis Cookbook 11.0☆107Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- AHB3-Lite Interconnect☆93Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆16Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago