Verilog Implementation of SM4 s-box
☆22Jun 24, 2019Updated 6 years ago
Alternatives and similar repositories for SM4-SBOX
Users that are interested in SM4-SBOX are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA implementation of Chinese SM4 encryption algorithm.☆57Mar 11, 2018Updated 8 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆55Aug 5, 2018Updated 7 years ago
- RISC-V instruction set extensions for SM4 block cipher☆21Mar 6, 2020Updated 6 years ago
- ☆26Mar 25, 2019Updated 7 years ago
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 9 years ago
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Updated this week
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 2 years ago
- Polar coding, decoding, and testing☆13Oct 11, 2023Updated 2 years ago
- hardware implement of huffman coding(written in verilog)☆14Jul 30, 2017Updated 8 years ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆38Feb 4, 2021Updated 5 years ago
- wolfSSL SM cipher implementations☆21Sep 22, 2025Updated 6 months ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- ☆11Nov 24, 2020Updated 5 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆45Jun 13, 2023Updated 2 years ago
- ☆21Jan 25, 2018Updated 8 years ago
- Polar Codes Implementation on Vhdl☆14Jun 4, 2016Updated 9 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- opensource crypto IP core☆30Nov 20, 2020Updated 5 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Oct 8, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Custom Coprocessor Interface for VexRiscv☆10Sep 19, 2018Updated 7 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- Demonstration that AES-NI instructions can be used to implement the Chinese Encryption Standard SM4☆130Feb 27, 2019Updated 7 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- Verilog PCI express components☆25Jun 26, 2023Updated 2 years ago
- Buildroot customized for Xuantie™ RISC-V CPU☆46Jan 17, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- SpringMVC + Hibernate + Shiro 个人博客☆15Aug 28, 2017Updated 8 years ago
- FPGA/AES/LeNet/VGG16☆108Sep 9, 2018Updated 7 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆27Mar 21, 2022Updated 4 years ago
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 5 years ago
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆24May 18, 2018Updated 7 years ago
- USB2.0 Verilog☆20Apr 21, 2019Updated 6 years ago
- ☆37Nov 11, 2018Updated 7 years ago