Verilog implementation of Mersenne Twister PRNG
☆31Jun 20, 2018Updated 7 years ago
Alternatives and similar repositories for verilog-mersenne
Users that are interested in verilog-mersenne are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated last year
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 11 years ago
- Python HPGL parsing library☆21Nov 25, 2020Updated 5 years ago
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆25Aug 29, 2012Updated 13 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A pipelined MIPS processor implemented in Python☆25Mar 31, 2016Updated 10 years ago
- This is a myhdl test environment for the open-cores jpeg_encoder.☆18Oct 23, 2016Updated 9 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 12 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 6 years ago
- Extensible FPGA control platform☆62Apr 28, 2023Updated 2 years ago
- Provides a USBTMC driver for controlling instruments over USB☆23Oct 31, 2017Updated 8 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 3 years ago
- Verilog wishbone components☆126Jan 5, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- A .NET implementation of TEA, XTEA and XXTEA algorithm.☆17Oct 9, 2019Updated 6 years ago
- A naive verilog/systemverilog formatter☆21Apr 2, 2026Updated 2 weeks ago
- Polyphonic additive wheeltone synthesizer core☆18Oct 23, 2019Updated 6 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆126Jul 22, 2021Updated 4 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43May 22, 2020Updated 5 years ago
- A new CASPER toolflow based on an HDL primitives library☆17Apr 11, 2012Updated 14 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Exploring the Ed25519 (FPGA) design space.☆18Nov 23, 2017Updated 8 years ago
- Library of open source PDKs☆72Apr 13, 2026Updated last week
- Verilog Content Addressable Memory Module☆117Mar 2, 2022Updated 4 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆55Aug 5, 2018Updated 7 years ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆16Apr 12, 2024Updated 2 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- Information about the NetFPGA 1G-CML card☆14Nov 3, 2014Updated 11 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆25Aug 7, 2023Updated 2 years ago
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- Implementing the Double-Slit experiment in Python☆12Jan 7, 2021Updated 5 years ago
- Tutorial: Writing R and Python Packages with Multithreaded C++ Code using BLAS, AVX2/AVX512, OpenMP, C++11 Threads and Cuda GPU accelerat…☆13Nov 27, 2022Updated 3 years ago
- 电子科技大学硕士毕设☆10Jun 4, 2019Updated 6 years ago
- ☆12May 15, 2022Updated 3 years ago
- Coherent Ising Machine implementation, simulation, Python codes for MC simulation☆17Nov 14, 2021Updated 4 years ago