Verilog implementation of Mersenne Twister PRNG
☆31Jun 20, 2018Updated 8 years ago
Alternatives and similar repositories for verilog-mersenne
Users that are interested in verilog-mersenne are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated last year
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 12 years ago
- Python HPGL parsing library☆21Nov 25, 2020Updated 5 years ago
- This is a myhdl test environment for the open-cores jpeg_encoder.☆19Oct 23, 2016Updated 9 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A pipelined MIPS processor implemented in Python☆25Mar 31, 2016Updated 10 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Jan 15, 2016Updated 10 years ago
- Provides a USBTMC driver for controlling instruments over USB☆23Oct 31, 2017Updated 8 years ago
- AXI X-Bar☆20Apr 8, 2020Updated 6 years ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- Verilog UART☆582Feb 27, 2025Updated last year
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆25Aug 29, 2012Updated 14 years ago
- Verilog wishbone components☆135Jan 5, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verilog cache implementation of 4-way FIFO 16k Cache☆21Dec 8, 2012Updated 13 years ago
- pcie datalink layer implementation in verilog/systemverilog☆17May 22, 2026Updated 3 months ago
- A .NET implementation of TEA, XTEA and XXTEA algorithm.☆16Oct 9, 2019Updated 6 years ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- A naive verilog/systemverilog formatter☆22Apr 2, 2026Updated 5 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆145Jul 22, 2021Updated 5 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆44May 22, 2020Updated 6 years ago
- Polyphonic additive wheeltone synthesizer core☆18Oct 23, 2019Updated 6 years ago
- This is a primer on Python and Jupyter Notebooks to help user researchers get started with cleaning, manipulating, and visualizing their …☆15Feb 1, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago
- Exploring the Ed25519 (FPGA) design space.☆18Nov 23, 2017Updated 8 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆56Aug 5, 2018Updated 8 years ago
- Scalable, Portable and Distributed Gradient Boosting☆28Sep 13, 2023Updated 2 years ago
- Coherent Ising Machine implementation, simulation, Python codes for MC simulation☆19Nov 14, 2021Updated 4 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 10 years ago
- Information about the NetFPGA 1G-CML card☆14Nov 3, 2014Updated 11 years ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆16Apr 12, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 3 years ago
- ☆32Feb 4, 2021Updated 5 years ago
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- ☆25Aug 7, 2023Updated 3 years ago
- Implementing the Double-Slit experiment in Python☆12Jan 7, 2021Updated 5 years ago
- 电子科技大学硕士毕设☆10Jun 4, 2019Updated 7 years ago
- Yet another IPython notebook to LaTeX converter - this one exports clean code easily absorbed in other reports.☆16Jun 1, 2023Updated 3 years ago