hyperpicc / ecc
Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)
☆16Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for ecc
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 4 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- Elgamal's over Elliptic Curves☆17Updated 5 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆29Updated 6 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆45Updated 6 years ago
- RISC-V instruction set extensions for SM4 block cipher☆18Updated 4 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆39Updated 9 years ago
- ☆12Updated 9 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆19Updated 2 weeks ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆16Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆28Updated last month
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆35Updated 4 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆22Updated 7 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆45Updated 6 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆27Updated 8 months ago
- ☆16Updated 5 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆32Updated 10 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆25Updated 9 years ago
- Implementation of the PCIe physical layer☆29Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆44Updated 3 years ago
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆21Updated 6 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆15Updated 4 years ago
- Network on Chip for MPSoC☆25Updated last week
- opensource crypto IP core☆26Updated 3 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 3 years ago
- Platform Level Interrupt Controller☆35Updated 6 months ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- verification of simple axi-based cache☆17Updated 5 years ago
- ☆20Updated 5 years ago