Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)
☆22Oct 31, 2017Updated 8 years ago
Alternatives and similar repositories for ecc
Users that are interested in ecc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Jul 12, 2019Updated 7 years ago
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆30Sep 24, 2018Updated 7 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆55Apr 29, 2015Updated 11 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆50Jul 21, 2026Updated last month
- ECDSA VHDL Implementation☆12Apr 6, 2018Updated 8 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 10 months ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆23Feb 20, 2017Updated 9 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 7 years ago
- Andes Vector Extension support added to riscv-dv☆19May 29, 2020Updated 6 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆56Aug 5, 2018Updated 8 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog implementation of the SHA-1 cryptgraphic hash function☆57Apr 3, 2025Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆57Mar 11, 2018Updated 8 years ago
- Official implementation of "CrossMPT: Cross-attention message-passing transformer for error correcting codes" (ICLR 2025)☆16Feb 1, 2026Updated 7 months ago
- This repository offers J2735 standard messages modules for Python based on Pyasn.1 library. Some other utility functions are also made av…☆12Aug 25, 2021Updated 5 years ago
- ☆146Oct 3, 2020Updated 5 years ago
- An SHA-256 module implementation in VHDL. Based on NIST FIPS 180-4.☆16Sep 24, 2025Updated 11 months ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- Wi-Fi LDPC codec Verilog IP core☆21Jun 30, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Golang package for PCI Express data transfers☆13Apr 24, 2018Updated 8 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆149Jul 31, 2022Updated 4 years ago
- ☆27Mar 25, 2019Updated 7 years ago
- NMS_decode☆14Jul 17, 2020Updated 6 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- Code for paper "NOLD: A Neural-Network Optimized Low-Resolution Decoder for LDPC Codes， Submitted for an IEEE journal;"☆19Apr 14, 2021Updated 5 years ago
- Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…☆17Jul 28, 2023Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 5 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆29Mar 11, 2022Updated 4 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 7 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 10 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆62Jan 28, 2025Updated last year
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago