Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.
☆14Nov 26, 2024Updated last year
Alternatives and similar repositories for COSO-TRNG
Users that are interested in COSO-TRNG are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware implementation of Saber☆10Jul 14, 2020Updated 6 years ago
- AES hardware engine for Xilinx Zynq platform☆32Aug 22, 2021Updated 5 years ago
- Upload OS images to cloud provider☆14Sep 18, 2026Updated last month
- High-order countermeasures for AES and DES☆24Aug 1, 2024Updated 2 years ago
- VHDL PCIe Transceiver☆35Jul 2, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆20Mar 26, 2026Updated 6 months ago
- 移植LWIP,支持freeRTOS和socket编程☆10Mar 8, 2019Updated 7 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Apr 1, 2022Updated 4 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 6 years ago
- NewHope key exchange mechanism implementation on Cortex-M series microcontrollers.☆13Aug 4, 2016Updated 10 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆19Dec 24, 2020Updated 5 years ago
- Apportable fork of CommonCrypto☆11Oct 23, 2014Updated 11 years ago
- lwip with simple IPsec and MACsec implementations☆12Jun 24, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- Faster Montgomery and Joye ladder formulas for short Weierstrass elliptic curves