Alternatives and similar repositories for COSO-TRNG

Users that are interested in COSO-TRNG are comparing it to the libraries listed below

• acmert / kyber-polmul-hw
  Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme
  ☆37Updated 3 years ago
• scluconn / LPN-based_PUF
  FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.
  ☆15Updated 8 years ago
• xingyf14 / CRYSTALS-Kyber
  ☆59Updated 4 years ago
• chipsalliance / adams-bridge
  Post-Quantum Cryptography IP Core (Crystals-Dilithium)
  ☆39Updated last week
• GMUCERG / Dilithium
  High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.
  ☆68Updated 2 years ago
• mupq / pqriscv-vexriscv
  VexRiscv reference platforms for the pqriscv project
  ☆16Updated last year
• secworks / trng
  True Random Number Generator core implemented in Verilog.
  ☆78Updated 5 years ago
• acmert / parametric-ntt
  Parametric NTT/INTT Hardware Generator
  ☆77Updated 4 years ago
• secworks / sha1
  Verilog implementation of the SHA-1 cryptgraphic hash function
  ☆55Updated 7 months ago
• secworks / aes
  Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…
  ☆396Updated 7 months ago
• coruus / canright-aes-sboxes
  David Canright's tiny AES S-boxes
  ☆28Updated 11 years ago
• siamumar / BIST_PUF_TRNG
  A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators
  ☆23Updated 8 years ago
• hadipourh / AES-VHDL
  VHDL Implementation of AES Algorithm
  ☆89Updated 4 years ago
• pq-crypto / vpqc
  processor for post-quantum cryptography
  ☆17Updated 5 years ago
• CityUHK-CALAS / SW-HW-Co-design-of-Dilithium
  This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …
  ☆15Updated 2 years ago
• crypt-xie / XCryptCore
  Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)
  ☆41Updated 5 years ago
• ovpanait / zynq-aes
  AES hardware engine for Xilinx Zynq platform
  ☆32Updated 4 years ago
• pnvamshi / Hardware-Implementation-of-AES-Verilog
  Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog
  ☆41Updated 8 years ago
• russdill / bch_verilog
  Verilog based BCH encoder/decoder
  ☆125Updated 3 years ago
• soc-hub-fi / Marian
  Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions
  ☆16Updated 2 months ago
• scarv / xcrypto
  XCrypto: a cryptographic ISE for RISC-V
  ☆92Updated 2 years ago
• kemalderya / pqc-param-ntt
  ☆25Updated 3 years ago
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆36Updated 4 years ago
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆205Updated 2 months ago
• stnolting / fpga_puf
  Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
  ☆135Updated 3 years ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆116Updated this week
• secworks / modexp
  Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.
  ☆17Updated 5 years ago
• raymondrc / FPGA_SM4
  FPGA implementation of Chinese SM4 encryption algorithm.
  ☆56Updated 7 years ago
• ljhsiun2 / EllipticCurves_SystemVerilog
  Elgamal's over Elliptic Curves
  ☆19Updated 6 years ago
• tommythorn / yarvi
  Yet Another RISC-V Implementation
  ☆99Updated last year