KULeuven-COSIC / COSO-TRNGLinks
Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.
☆13Updated 9 months ago
Alternatives and similar repositories for COSO-TRNG
Users that are interested in COSO-TRNG are comparing it to the libraries listed below
Sorting:
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- ☆59Updated 4 years ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆36Updated 3 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆60Updated 2 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆39Updated 5 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆33Updated last week
- David Canright's tiny AES S-boxes☆28Updated 11 years ago
- AES hardware engine for Xilinx Zynq platform☆32Updated 4 years ago
- This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …☆10Updated last year
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆14Updated 11 months ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆54Updated 4 months ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- HW Design Collateral for Caliptra RoT IP☆110Updated this week
- Parametric NTT/INTT Hardware Generator☆73Updated 4 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆20Updated 9 months ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆134Updated 2 years ago
- Verilog based BCH encoder/decoder☆123Updated 2 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆383Updated 4 months ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆40Updated 8 years ago
- SHA3 (KECCAK)☆19Updated 11 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 6 years ago
- VHDL Implementation of AES Algorithm☆82Updated 4 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Updated 4 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- processor for post-quantum cryptography☆16Updated 5 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆45Updated 5 years ago