KULeuven-COSIC / COSO-TRNG
Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.
☆12Updated 3 months ago
Alternatives and similar repositories for COSO-TRNG:
Users that are interested in COSO-TRNG are comparing it to the libraries listed below
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- AES hardware engine for Xilinx Zynq platform☆30Updated 3 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- VexRiscv reference platforms for the pqriscv project☆15Updated last year
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆28Updated 3 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 5 months ago
- This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …☆11Updated last year
- Verilog implementation of the SHA-1 cryptgraphic hash function☆52Updated 3 years ago
- ☆47Updated 4 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆50Updated 2 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆21Updated 7 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆35Updated 4 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆32Updated 10 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆47Updated 7 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆39Updated 7 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- A list of VHDL codes implementing cryptographic algorithms☆25Updated 3 years ago
- Custom Coprocessor Interface for VexRiscv☆9Updated 6 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 7 years ago
- SHA3 (KECCAK)☆17Updated 10 years ago
- David Canright's tiny AES S-boxes☆22Updated 10 years ago
- Defense/Attack PUF Library (DA PUF Library)☆47Updated 4 years ago
- A demo system for Ibex including debug support and some peripherals☆62Updated last week
- VHDL Implementation of AES Algorithm☆76Updated 3 years ago
- Parametric NTT/INTT Hardware Generator☆67Updated 3 years ago
- Verilog based BCH encoder/decoder☆118Updated 2 years ago
- Yet Another RISC-V Implementation☆89Updated 5 months ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆129Updated 2 years ago