KULeuven-COSIC / COSO-TRNGLinks
Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.
☆13Updated 6 months ago
Alternatives and similar repositories for COSO-TRNG
Users that are interested in COSO-TRNG are comparing it to the libraries listed below
Sorting:
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- ☆56Updated 4 years ago
- This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …☆10Updated last year
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 weeks ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
- AES hardware engine for Xilinx Zynq platform☆31Updated 3 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆56Updated 2 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆36Updated 3 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆28Updated this week
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 9 months ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- SHA3 (KECCAK)☆19Updated 10 years ago
- David Canright's tiny AES S-boxes☆24Updated 10 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- HW Design Collateral for Caliptra RoT IP☆96Updated this week
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆38Updated last week
- DOM Protected Hardware Implementation of AES☆20Updated 9 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆42Updated 2 years ago
- VHDL Implementation of AES Algorithm☆81Updated 3 years ago
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Updated 4 years ago
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆14Updated 9 months ago
- Yet Another RISC-V Implementation☆94Updated 9 months ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago