crypt-xie / XCryptCore
Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)
☆35Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for XCryptCore
- FPGA implementation of Chinese SM4 encryption algorithm.☆46Updated 6 years ago
- AES加密解密算法的Verilog实现☆60Updated 8 years ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 6 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆41Updated 3 years ago
- round robin arbiter☆68Updated 10 years ago
- PCIE 5.0 Graduation project (Verification Team)☆55Updated 9 months ago
- Implementation of the PCIe physical layer☆30Updated last week
- AES hardware engine for Xilinx Zynq platform☆28Updated 3 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆37Updated 7 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆39Updated 9 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- AXI Interconnect☆46Updated 3 years ago
- ☆34Updated 9 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆38Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆68Updated 6 years ago
- This is the repository for the IEEE version of the book☆49Updated 4 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆40Updated 4 years ago
- ☆20Updated 5 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆70Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated last year
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆29Updated 6 years ago
- amba3 apb/axi vip☆45Updated 9 years ago
- AXI4 BFM in Verilog☆32Updated 7 years ago
- opensource crypto IP core☆26Updated 4 years ago