crypt-xie / XCryptCoreLinks
Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)
☆39Updated 5 years ago
Alternatives and similar repositories for XCryptCore
Users that are interested in XCryptCore are comparing it to the libraries listed below
Sorting:
- FPGA implementation of Chinese SM4 encryption algorithm.☆55Updated 7 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- AES加密解密算法的Verilog实现☆66Updated 9 years ago
- Implementation of the PCIe physical layer☆49Updated last month
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- AXI Interconnect☆52Updated 4 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆50Updated 7 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- round robin arbiter☆75Updated 11 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- ☆20Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆40Updated 8 years ago
- ☆36Updated 10 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- 异步FIFO的内部实现☆24Updated 7 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- General Purpose AXI Direct Memory Access☆58Updated last year
- Verification IP for APB protocol☆69Updated 4 years ago
- DMA Hardware Description with Verilog☆16Updated 5 years ago
- SoC Based on ARM Cortex-M3☆33Updated 3 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- ☆21Updated last month
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago