Verilog implementation of the SHA-512 hash function.
☆44Jan 17, 2026Updated 2 months ago
Alternatives and similar repositories for sha512
Users that are interested in sha512 are comparing it to the libraries listed below
Sorting:
- Verilog implementation of the SHA-1 cryptgraphic hash function☆57Apr 3, 2025Updated 11 months ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆23Oct 8, 2020Updated 5 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 4 months ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆421Dec 29, 2025Updated 2 months ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆23Feb 20, 2017Updated 9 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆24May 18, 2018Updated 7 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆54Aug 5, 2018Updated 7 years ago
- Angstrom repository with updated layers file☆11Jul 9, 2021Updated 4 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆28Aug 1, 2018Updated 7 years ago
- ☆23Jun 28, 2022Updated 3 years ago
- A Voila-Jones face detector hardware implementation☆33Nov 29, 2018Updated 7 years ago
- ☆26Mar 25, 2019Updated 6 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Sep 17, 2017Updated 8 years ago
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Nov 24, 2014Updated 11 years ago
- unsigned Radix-2 SRT division,基2除法☆16May 12, 2015Updated 10 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- A fast and unsafe version of an optimized C library for EC operations on curve secp256k1☆26Sep 18, 2023Updated 2 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆47Oct 8, 2019Updated 6 years ago
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆14May 22, 2016Updated 9 years ago
- SocKit 1-wire (onewire) master☆19Aug 5, 2012Updated 13 years ago
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆24Nov 10, 2024Updated last year
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- DDR4 Simulation Project in System Verilog☆44Aug 18, 2014Updated 11 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- Alibaba Cloud AS02MC04 hack☆41Jan 7, 2025Updated last year
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆27Mar 21, 2022Updated 4 years ago