adnanbaysal / TRNG-with-Ring-Oscillators-in-VerilogLinks
A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.
☆10Updated 4 years ago
Alternatives and similar repositories for TRNG-with-Ring-Oscillators-in-Verilog
Users that are interested in TRNG-with-Ring-Oscillators-in-Verilog are comparing it to the libraries listed below
Sorting:
- AES hardware engine for Xilinx Zynq platform☆31Updated 3 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 3 weeks ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆53Updated 7 years ago
- ☆64Updated 2 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆15Updated 2 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- Implemented The UART with FIFO☆14Updated 5 years ago
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- AES加密解密算法的Verilog实现☆68Updated 9 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆48Updated 6 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- AHB3-Lite Interconnect☆89Updated last year
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- opensource crypto IP core☆27Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago