adnanbaysal / TRNG-with-Ring-Oscillators-in-Verilog
A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.
☆10Updated 4 years ago
Alternatives and similar repositories for TRNG-with-Ring-Oscillators-in-Verilog:
Users that are interested in TRNG-with-Ring-Oscillators-in-Verilog are comparing it to the libraries listed below
- AES hardware engine for Xilinx Zynq platform☆30Updated 3 years ago
- Verilog SPI master and slave☆52Updated 9 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆51Updated 4 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆15Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆25Updated 6 years ago
- Generate testbench for your verilog module.☆37Updated 7 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆31Updated 5 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆42Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 3 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆22Updated 2 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- ☆39Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆69Updated 10 months ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- USB 2.0 Device IP Core☆65Updated 7 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆14Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- ☆25Updated 3 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- Implemented The UART with FIFO☆13Updated 5 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆64Updated 4 months ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- ☆57Updated 2 years ago