adnanbaysal / TRNG-with-Ring-Oscillators-in-Verilog
A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.
☆10Updated 4 years ago
Alternatives and similar repositories for TRNG-with-Ring-Oscillators-in-Verilog:
Users that are interested in TRNG-with-Ring-Oscillators-in-Verilog are comparing it to the libraries listed below
- AES hardware engine for Xilinx Zynq platform☆30Updated 3 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆52Updated 7 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 5 months ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- Verilog SPI master and slave☆53Updated 9 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆73Updated 2 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Implemented The UART with FIFO☆14Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆22Updated 7 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆69Updated last year
- ☆25Updated 3 years ago
- USB 2.0 Device IP Core☆65Updated 7 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆39Updated 7 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆51Updated 3 years ago
- SDRAM controller with AXI4 interface☆91Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 4 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆14Updated 2 years ago
- AES加密解密算法的Verilog实现☆66Updated 9 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆26Updated 6 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆35Updated 2 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆43Updated 7 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆70Updated 10 months ago
- Ethernet MAC 10/100 Mbps☆80Updated 5 years ago