adnanbaysal / TRNG-with-Ring-Oscillators-in-VerilogLinks
A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.
☆11Updated 4 years ago
Alternatives and similar repositories for TRNG-with-Ring-Oscillators-in-Verilog
Users that are interested in TRNG-with-Ring-Oscillators-in-Verilog are comparing it to the libraries listed below
Sorting:
- AES加密解密算法的Verilog实现☆67Updated 9 years ago
- AES hardware engine for Xilinx Zynq platform☆31Updated 3 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆15Updated 2 years ago
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆44Updated 8 years ago
- SPI Slave for FPGA in Verilog and VHDL☆205Updated last year
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆39Updated 5 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆54Updated 7 years ago
- Verilog UART☆173Updated 12 years ago
- AHB3-Lite Interconnect☆90Updated last year
- Verilog SPI master and slave☆57Updated 9 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- Verilog based BCH encoder/decoder☆122Updated 2 years ago
- UART -> AXI Bridge☆61Updated 4 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆130Updated 5 years ago
- ☆69Updated 3 years ago
- 国产VU13P加速卡资料☆74Updated 4 months ago
- I2C Master and Slave☆38Updated 10 years ago
- Example designs for FPGA Drive FMC☆256Updated 6 months ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆56Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆151Updated 4 months ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆101Updated 6 years ago
- ☆72Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆371Updated 3 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated 11 months ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆76Updated 6 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 2 months ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆131Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago