A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.
☆12Sep 22, 2020Updated 6 years ago
Alternatives and similar repositories for TRNG-with-Ring-Oscillators-in-Verilog
Users that are interested in TRNG-with-Ring-Oscillators-in-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆48Apr 3, 2023Updated 3 years ago
- data structure and algorithms (DSA) exercises and codes☆12Apr 22, 2014Updated 12 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- 一个简单的神经网络，条理清晰，适合入门。☆14Jul 12, 2017Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Nuvoton N76E003 with SDCC☆36May 3, 2022Updated 4 years ago
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- Correlation Power Analysis☆12Aug 3, 2018Updated 8 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆23Jun 6, 2021Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- ☆14Oct 19, 2018Updated 7 years ago
- AES hardware engine for Xilinx Zynq platform☆32Aug 22, 2021Updated 5 years ago
- A VHDL implementation of an AXI4 Master☆16Nov 7, 2017Updated 8 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Sep 16, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆145Nov 5, 2022Updated 3 years ago
- 移植LWIP，支持freeRTOS和socket编程☆10Mar 8, 2019Updated 7 years ago
- Материалы к статье "Препарируем Hyper V"☆13Nov 5, 2014Updated 11 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆56Aug 5, 2018Updated 8 years ago
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 7 years ago
- Implementation of the XmlRpc Spec☆12Oct 8, 2017Updated 9 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Open source extension library for Unity 5. To use, copy the Generic folder and either the 2D or 3D folder (depending on your game) into …☆11Jun 27, 2017Updated 9 years ago
- A small Deep Learning Image recognition tutorial aimed at people just starting out in their Deep Learning Journey☆12Nov 17, 2018Updated 7 years ago
- ☆27Mar 25, 2019Updated 7 years ago
- Arduino library for interfacing with 23K256 and 23LC1024 SRAM chips from Arduino☆17Nov 29, 2013Updated 12 years ago
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.☆11May 10, 2018Updated 8 years ago
- Tutorial that will help you to connect TigerVnc with ubuntu 20.04 LTS gnome desktop☆27May 23, 2024Updated 2 years ago
- ☆27Aug 11, 2021Updated 5 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- Secure Monero cold wallets for the truly paranoid ❄❄❄☆17Jan 21, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- OpenCV demo app that adds mustaches to detected faces☆25Sep 27, 2016Updated 10 years ago
- lwip with simple IPsec and MACsec implementations☆12Jun 24, 2022Updated 4 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆14Nov 26, 2024Updated last year
- AXI Stream UART (verilog)☆13Oct 3, 2019Updated 7 years ago
- Bitwise analysis tools☆15Feb 5, 2019Updated 7 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆42Apr 3, 2023Updated 3 years ago