KULeuven-COSIC / NTRU_NTT_HW
☆19Updated 3 years ago
Alternatives and similar repositories for NTRU_NTT_HW:
Users that are interested in NTRU_NTT_HW are comparing it to the libraries listed below
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆16Updated 2 years ago
- ☆30Updated 6 months ago
- ☆21Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆29Updated last year
- Parametric NTT/INTT Hardware Generator☆66Updated 3 years ago
- Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms☆34Updated 4 years ago
- ☆24Updated 4 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆58Updated 4 years ago
- ☆13Updated last year
- ☆21Updated last year
- ☆19Updated 5 months ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆14Updated 3 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆50Updated 2 years ago
- Defense/Attack PUF Library (DA PUF Library)☆47Updated 4 years ago
- processor for post-quantum cryptography☆14Updated 4 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆18Updated 4 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆28Updated 3 years ago
- Intel Homomorphic Encryption Acceleration Library for FPGAs, including open source implementation of FPGA kernels for accelerating NTT, I…☆98Updated 2 years ago
- This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …☆10Updated last year
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆32Updated 10 years ago
- ☆20Updated 7 months ago
- VexRiscv reference platforms for the pqriscv project☆15Updated 11 months ago
- ☆47Updated 3 years ago
- A list of VHDL codes implementing cryptographic algorithms☆25Updated 3 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 4 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆17Updated 6 months ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆15Updated 2 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 7 years ago