KULeuven-COSIC / NTRU_NTT_HW
☆16Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for NTRU_NTT_HW
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆27Updated 9 months ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆14Updated 2 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆18Updated 4 years ago
- ☆14Updated 2 months ago
- A list of VHDL codes implementing cryptographic algorithms☆25Updated 2 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆29Updated 6 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆32Updated 10 years ago
- VexRiscv reference platforms for the pqriscv project☆15Updated 8 months ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 3 years ago
- Parametric NTT/INTT Hardware Generator☆59Updated 3 years ago
- ☆12Updated 9 years ago
- A Hardware Implemented Poseidon Hasher☆18Updated 2 years ago
- Elgamal's over Elliptic Curves☆19Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆21Updated 6 years ago
- SHA3 (KECCAK)☆15Updated 10 years ago
- ☆24Updated 3 months ago
- ☆18Updated 2 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆11Updated this week
- FPGA implementation of a physical unclonable function for authentication☆32Updated 7 years ago
- RISC-V instruction set extensions for SM4 block cipher☆18Updated 4 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 4 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆39Updated 9 years ago
- processor for post-quantum cryptography☆14Updated 4 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆17Updated 7 years ago
- Wraps the NVDLA project for Chipyard integration☆19Updated 8 months ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 6 years ago
- ☆16Updated 4 months ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆14Updated last year
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆14Updated 3 years ago