KULeuven-COSIC / NTRU_NTT_HWLinks
☆25Updated 4 years ago
Alternatives and similar repositories for NTRU_NTT_HW
Users that are interested in NTRU_NTT_HW are comparing it to the libraries listed below
Sorting:
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆19Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Updated last year
- ☆24Updated last year
- Parametric NTT/INTT Hardware Generator☆80Updated 4 years ago
- ☆26Updated 2 years ago
- ☆25Updated 3 years ago
- ☆36Updated last year
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆14Updated last month
- FIPS 202 compliant SHA-3 core in Verilog☆23Updated 5 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆56Updated 7 years ago
- ☆28Updated 4 months ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆37Updated 11 years ago
- ☆26Updated 5 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆51Updated 7 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆64Updated 5 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆41Updated 6 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- AES加密解密算法的Verilog实现☆67Updated 9 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆51Updated 10 years ago
- ☆13Updated 10 years ago
- Verilog RTL Implementation of DNN☆10Updated 7 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆42Updated 3 weeks ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆12Updated 6 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Updated last year
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆16Updated 8 years ago
- SHA3 (KECCAK)☆18Updated 11 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆38Updated 3 years ago
- Alveo Versal Example Design☆50Updated 3 weeks ago
- Defense/Attack PUF Library (DA PUF Library)☆54Updated 5 years ago