Hardware transactions library for Amaranth
☆32Nov 12, 2026Updated this week
Alternatives and similar repositories for transactron
Users that are interested in transactron are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V out-of-order core for education and research purposes☆103Nov 8, 2026Updated last week
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated last month
- An operating system developed at University of Wrocław targeting the RISC-V architecture.☆18Jun 28, 2026Updated 4 months ago
- A DSL for formal verification of hardware and software systems using Rocq/Coq.☆13Nov 8, 2026Updated last week
- YieldFSM, a DSL for describing finite state machines in Clash☆13Sep 28, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- USB2 core for LiteX☆12Sep 30, 2026Updated last month
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- ☆14May 7, 2026Updated 6 months ago
- Verified Verilog Equivalence checker, written and verified in Coq.☆15Oct 20, 2026Updated 3 weeks ago
- Library of FPGA architectures☆33Nov 2, 2026Updated last week
- Experimental USB2 HS/FS host primitives for FPGAs.☆12Oct 26, 2026Updated 2 weeks ago
- ☆32Jan 7, 2025Updated last year
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- Collection of Raspberry Pi Pico board adapters for use with Pico-DirtyJTAG☆15Jun 5, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆112Aug 31, 2026Updated 2 months ago
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 3 weeks ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆37Jun 3, 2025Updated last year
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- ☆14Updated this week
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 6 months ago
- Verilog design for hardware ray-caster game☆11Aug 14, 2023Updated 3 years ago
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆14Jun 1, 2025Updated last year
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated 3 months ago
- design and verification of asynchronous circuits☆52Updated this week
- ☆21Jun 10, 2026Updated 5 months ago
- EDA Tools: Altera Quartus 13 Dockerfile☆16Jun 21, 2022Updated 4 years ago
- Tiny tool for scraping essential data needed for generating BOM☆10Apr 29, 2021Updated 5 years ago
- Altera JTAG UART wrapper for Bluespec☆27Mar 27, 2014Updated 12 years ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆78Sep 22, 2026Updated last month
- Coq development accompanying the paper "Efficient Extensional Binary Tries"☆23Apr 17, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Exploring gate level simulation☆60Nov 5, 2026Updated last week
- ☆20Aug 30, 2020Updated 6 years ago
- A Python package for creating and solving constrained randomization problems.☆20Oct 16, 2026Updated 3 weeks ago
- ☆24Dec 11, 2025Updated 11 months ago
- Rocq framework to define the semantics of CPU architectures☆42Updated this week
- A bit-serial CPU☆20Sep 29, 2019Updated 7 years ago
- Library for Classical Coq☆42Jan 20, 2026Updated 9 months ago
Are these results useful?