kuznia-rdzeni / transactronLinks
Hardware transactions library for Amaranth
☆21Updated 2 weeks ago
Alternatives and similar repositories for transactron
Users that are interested in transactron are comparing it to the libraries listed below
Sorting:
- LunaPnR is a place and router for integrated circuits☆47Updated 4 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆30Updated last week
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- ☆34Updated 4 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆81Updated last month
- Fabric generator and CAD tools graphical frontend☆17Updated 3 months ago
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆44Updated last month
- ☆14Updated 3 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆40Updated last week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- An automatic clock gating utility☆51Updated 7 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated last week
- RISC-V out-of-order core for education and research purposes☆79Updated 2 weeks ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆57Updated last week
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 11 months ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 7 months ago
- SystemVerilog Linter based on pyslang☆31Updated 6 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 10 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆64Updated 2 months ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Updated 4 months ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- ☆33Updated 10 months ago