christoph-weiser / mpw7Links
Efabless mpw7 submission
☆13Updated last year
Alternatives and similar repositories for mpw7
Users that are interested in mpw7 are comparing it to the libraries listed below
Sorting:
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- SAR ADC on tiny tapeout☆39Updated 4 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated 2 months ago
- 12 bit SAR ADC for TinyTapeout 7☆12Updated last year
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- ☆30Updated 4 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- Skywaters 130nm Klayout PDK☆25Updated 4 months ago
- ☆39Updated 2 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Repo to help explain the different options users have for packaging.☆17Updated 2 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆51Updated last month
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆11Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆38Updated 3 weeks ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated this week
- Library of reusable VHDL components☆28Updated last year
- A set of rules and recommendations for analog and digital circuit designers.☆28Updated 7 months ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated last year
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆19Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆41Updated 2 months ago