☆22Feb 3, 2026Updated 4 months ago
Alternatives and similar repositories for cocotbext-wishbone
Users that are interested in cocotbext-wishbone are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆69Feb 16, 2026Updated 3 months ago
- Audio filtering with pyfda and cocotb☆12Sep 24, 2020Updated 5 years ago
- Project Peppercorn GateMate Test Cases☆16Feb 25, 2026Updated 3 months ago
- MCP server for GNU Radio☆42May 31, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 3 months ago
- ¿How to solve logic games using an FPGA? Let's do some experiments!☆11May 30, 2017Updated 9 years ago
- ☆20Dec 23, 2020Updated 5 years ago
- Unit testing for cocotb☆170Apr 18, 2026Updated last month
- ☆29Dec 15, 2025Updated 6 months ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆126Oct 3, 2025Updated 8 months ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Example of how to use UVM with Verilator☆45Apr 20, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- Test dashboard for verification features in Verilator☆32Updated this week
- Re-coded Gowin GW1N primitives for Verilator use☆24Aug 19, 2022Updated 3 years ago
- Easy Home Assistant MQTT Integration Library☆14May 4, 2026Updated last month
- TinyTapeout-01 submission repo☆32Nov 28, 2022Updated 3 years ago
- 2d laser scan data to 3d point cloud☆11Feb 10, 2022Updated 4 years ago
- An open-source HDL register code generator fast enough to run in real time.☆89May 17, 2026Updated 3 weeks ago
- CologneChip GateMate FPGA Module: GMM-7550☆34Jan 17, 2026Updated 4 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆146May 14, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- PlutoSDR PYNQ Image☆15Aug 14, 2024Updated last year
- A flexible and scalable development platform for modern FPGA projects.☆43May 17, 2026Updated 3 weeks ago
- An example Python-based MDV testbench for apbi2c core☆30Jul 31, 2024Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆37Feb 23, 2025Updated last year
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated last year
- Mutation Cover with Yosys (MCY)☆92Jun 2, 2026Updated last week
- Arduino library for ST7032 LCD controller with i2c interface☆19Jun 27, 2018Updated 7 years ago
- ☆33Jan 7, 2025Updated last year
- ☆39Jul 12, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- bpm.is sauce☆10Nov 5, 2021Updated 4 years ago
- Verilog wishbone components☆132Jan 5, 2024Updated 2 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Migrated to Codeberg☆18Mar 20, 2022Updated 4 years ago