☆21Feb 3, 2026Updated last month
Alternatives and similar repositories for cocotbext-wishbone
Users that are interested in cocotbext-wishbone are comparing it to the libraries listed below
Sorting:
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated 2 weeks ago
- Audio filtering with pyfda and cocotb☆12Sep 24, 2020Updated 5 years ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- Re-coded Gowin GW1N primitives for Verilator use☆21Aug 19, 2022Updated 3 years ago
- ☆20Dec 23, 2020Updated 5 years ago
- ☆28Dec 15, 2025Updated 2 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆28Jan 17, 2026Updated last month
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated last year
- Test dashboard for verification features in Verilator☆31Updated this week
- Example of how to use UVM with Verilator☆37Feb 19, 2026Updated last week
- Unit testing for cocotb☆166Dec 6, 2025Updated 2 months ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Mar 5, 2025Updated last year
- A flexible and scalable development platform for modern FPGA projects.☆41Feb 2, 2026Updated last month
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆120Oct 3, 2025Updated 5 months ago
- TinyTapeout-01 submission repo☆32Nov 28, 2022Updated 3 years ago
- An open-source HDL register code generator fast enough to run in real time.☆83Feb 2, 2026Updated last month
- ☆33Jan 7, 2025Updated last year
- An example Python-based MDV testbench for apbi2c core☆30Jul 31, 2024Updated last year
- Python packages providing a library for Verification Stimulus and Coverage☆140Feb 18, 2026Updated 2 weeks ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Feb 9, 2026Updated 3 weeks ago
- Custom 6502 Video Game Console☆12Feb 25, 2026Updated last week
- MCP server for GNU Radio☆31Jan 5, 2026Updated last month
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated last month
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 3 weeks ago
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- Solutions to https://adventofcode.com/2016 (complete)☆12Dec 18, 2024Updated last year
- Completed Verilog Pre-labs for the EECS2021 course at York University, Toronto, Canada☆11Mar 31, 2023Updated 2 years ago
- Waveform Generator☆11Jul 18, 2022Updated 3 years ago
- X86 Instruction Profiler☆13May 19, 2014Updated 11 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- ¿How to solve logic games using an FPGA? Let's do some experiments!☆11May 30, 2017Updated 8 years ago
- bpm.is sauce☆10Nov 5, 2021Updated 4 years ago
- VUnit and Cocotb Smashed Together☆15May 31, 2024Updated last year
- Blinking Led Project☆10Aug 29, 2023Updated 2 years ago