Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more
☆18Sep 12, 2026Updated last month
Alternatives and similar repositories for osstoolchain-docker-things
Users that are interested in osstoolchain-docker-things are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Experimental USB2 HS/FS host primitives for FPGAs.☆12Updated this week
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆30Jul 10, 2024Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆121Oct 5, 2026Updated 3 weeks ago
- VHDL functional blocks with their simulations and test sequences☆21Oct 19, 2026Updated last week
- ☆33Jan 7, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆11Sep 22, 2020Updated 6 years ago
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 4 years ago
- Getting started guide for learning and evaluating HDL Coder☆12Jun 24, 2025Updated last year
- Collection of Raspberry Pi Pico board adapters for use with Pico-DirtyJTAG☆15Jun 5, 2024Updated 2 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 3 years ago
- Timeless Computing☆14Oct 16, 2026Updated 2 weeks ago
- Build, inspect, convert, and repack disk images, filesystems, and archives across many formats — including partition tables and raw/qcow2…☆13Updated this week
- ☆16Jul 10, 2020Updated 6 years ago
- 1G eth UDP / IP Stack☆10Jul 17, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆20Aug 8, 2022Updated 4 years ago
- ☆16Oct 5, 2026Updated 3 weeks ago
- A QSPI Pmod board designed in KiCad containing one Flash and two SPRAMs☆16Feb 21, 2026Updated 8 months ago
- A simple (audio) synthesizer on the iCEBreaker FPGA.☆28Jan 26, 2020Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Multi-function, universal, fixed-point CORDIC☆16Feb 20, 2022Updated 4 years ago
- FPGA ULX2/3 JTAG programmer☆47Nov 2, 2022Updated 3 years ago
- ☆12Sep 26, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- uvm_starter is a simple template for starting uvm projects☆12Feb 11, 2025Updated last year
- Linux capable RISC-V SoC designed to be readable and useful.☆165Dec 19, 2025Updated 10 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆103Jun 6, 2020Updated 6 years ago
- IP submodules, formatted for easier CI integration☆31Sep 22, 2025Updated last year
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆44Oct 23, 2026Updated last week
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 6 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Jan 6, 2021Updated 5 years ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆27Apr 16, 2023Updated 3 years ago
- Standard and Curated cores, tested and working.☆12Dec 29, 2022Updated 3 years ago
- Raspberry Pico powered Xilinx Virtual Cable - Xilinx JTAG Cable!☆10Jun 2, 2022Updated 4 years ago
- An example of simulating Verilog / FPGA gateware inside a VCV Rack plugin.☆45Jul 27, 2025Updated last year
- ☆16Updated this week
- Source of Feitian OpenSK USB Dongle help docs.☆11Jul 5, 2022Updated 4 years ago