Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more
☆18Sep 12, 2026Updated last week
Alternatives and similar repositories for osstoolchain-docker-things
Users that are interested in osstoolchain-docker-things are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple Makefile based project for WCH's CHV32V range of RISCV uControllers☆14Jun 22, 2025Updated last year
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆19Oct 7, 2025Updated 11 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆118Updated this week
- VHDL functional blocks with their simulations and test sequences☆21Sep 10, 2026Updated last week
- ☆33Jan 7, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Collection of Raspberry Pi Pico board adapters for use with Pico-DirtyJTAG☆15Jun 5, 2024Updated 2 years ago
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 4 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 3 years ago
- 1G eth UDP / IP Stack☆10Jul 17, 2014Updated 12 years ago
- A simple (audio) synthesizer on the iCEBreaker FPGA.☆28Jan 26, 2020Updated 6 years ago
- Unofficial Yosys WebAssembly packages☆76Mar 10, 2026Updated 6 months ago
- uvm_starter is a simple template for starting uvm projects☆12Feb 11, 2025Updated last year
- FPGA ULX2/3 JTAG programmer☆46Nov 2, 2022Updated 3 years ago
- ☆12Sep 26, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Basic USB 1.1 Host Controller for small FPGAs☆104Jun 6, 2020Updated 6 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆44Mar 5, 2026Updated 6 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 7 months ago
- Multi-function, universal, fixed-point CORDIC☆15Feb 20, 2022Updated 4 years ago
- An example of simulating Verilog / FPGA gateware inside a VCV Rack plugin.☆45Jul 27, 2025Updated last year
- IP submodules, formatted for easier CI integration☆31Sep 22, 2025Updated last year
- ☆12Mar 1, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 6 years ago
- Source of Feitian OpenSK USB Dongle help docs.☆11Jul 5, 2022Updated 4 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆91Aug 13, 2021Updated 5 years ago
- M-VAVE Chocolate MIDI Controller SysEx☆15Jun 27, 2024Updated 2 years ago
- ☆13Jan 6, 2021Updated 5 years ago
- Experimental flows using nextpnr for Xilinx devices☆268Oct 11, 2024Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆37Feb 23, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- Config files for my GitHub profile.☆13Apr 22, 2022Updated 4 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 2 years ago
- Digital circuit simulator, written by Jeffery P. Hansen☆11Aug 29, 2019Updated 7 years ago
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆110Aug 31, 2026Updated 3 weeks ago