cogsys-tudelft / chameleonLinks
Chameleon: A MatMul-Free TCN Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Data
☆23Updated 7 months ago
Alternatives and similar repositories for chameleon
Users that are interested in chameleon are comparing it to the libraries listed below
Sorting:
- ☆15Updated 10 months ago
- From Pytorch model to C++ for Vitis HLS☆20Updated this week
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆23Updated last year
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Updated 3 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21Updated last year
- a Computing In Memory emULATOR framework☆15Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆14Updated 2 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆148Updated 11 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago
- A scalable Eyeriss model in SystemC.☆33Updated 3 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆92Updated 3 years ago
- EE 272B - VLSI Design Project☆13Updated 4 years ago
- ☆26Updated 3 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆40Updated last month
- Implementation of Microscaling data formats in SystemVerilog.☆29Updated 6 months ago
- ☆63Updated 9 months ago
- ☆11Updated 3 years ago
- ☆30Updated 3 years ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆18Updated this week
- ☆14Updated 3 years ago
- ☆35Updated 6 years ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- ☆82Updated 3 weeks ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆42Updated 2 years ago
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆20Updated last year
- NeuraLUT-Assemble☆47Updated 5 months ago