airhdl / spi-to-axi-bridgeLinks
An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.
☆50Updated last year
Alternatives and similar repositories for spi-to-axi-bridge
Users that are interested in spi-to-axi-bridge are comparing it to the libraries listed below
Sorting:
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆40Updated last month
- UART -> AXI Bridge☆63Updated 4 years ago
- UART models for cocotb☆31Updated last month
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- AXI Stream UART (verilog)☆11Updated 6 years ago
- ☆74Updated 3 years ago
- ☆33Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆35Updated 8 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆93Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- I2C models for cocotb☆38Updated last month
- ☆26Updated 2 years ago
- An example Python-based MDV testbench for apbi2c core☆30Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆74Updated this week
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Ethernet interface modules for Cocotb☆70Updated last month
- Control and Status Register map generator for HDL projects☆127Updated 5 months ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆68Updated this week
- SystemVerilog testbench for an Ethernet 10GE MAC core☆46Updated 9 years ago