airhdl / spi-to-axi-bridge
An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.
☆49Updated last year
Alternatives and similar repositories for spi-to-axi-bridge:
Users that are interested in spi-to-axi-bridge are comparing it to the libraries listed below
- UART -> AXI Bridge☆60Updated 3 years ago
- UART models for cocotb☆26Updated 2 years ago
- Python Tool for UVM Testbench Generation☆51Updated 10 months ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated 11 months ago
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆66Updated 2 years ago
- ☆60Updated 3 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆58Updated 2 weeks ago
- I2C models for cocotb☆31Updated this week
- ☆18Updated 8 years ago
- Generate address space documentation HTML from compiled SystemRDL input☆49Updated 6 months ago
- ☆13Updated 3 months ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 10 months ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 8 years ago
- A simple DDR3 memory controller☆54Updated 2 years ago
- ☆21Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- ☆26Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 weeks ago
- ☆20Updated 2 weeks ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆53Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- An open-source HDL register code generator fast enough to run in real time.☆58Updated last week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Updated 3 months ago
- Xilinx AXI VIP example of use☆34Updated 3 years ago
- An example Python-based MDV testbench for apbi2c core☆30Updated 7 months ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆57Updated 11 months ago