An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.
☆55Dec 6, 2023Updated 2 years ago
Alternatives and similar repositories for spi-to-axi-bridge
Users that are interested in spi-to-axi-bridge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 2 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- ☆18Oct 5, 2020Updated 5 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 months ago
- Hamming ECC Encoder and Decoder to protect memories☆36Jan 28, 2025Updated last year
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Verilog wishbone components☆129Jan 5, 2024Updated 2 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- General Purpose I/O agent written in UVM☆17Jun 29, 2017Updated 8 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆20May 21, 2026Updated last week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆15Dec 1, 2022Updated 3 years ago
- Simple projects with the CYC1000 FPGA board☆11Apr 21, 2020Updated 6 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Dec 17, 2025Updated 5 months ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- SPI ELF bootloader for Xilinx Microblaze processors☆27Oct 17, 2017Updated 8 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- ☆13Jun 9, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- DisplayPort IP-core☆86May 8, 2026Updated 3 weeks ago
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆17Apr 3, 2025Updated last year
- Slides and material for Xilinx bootcamp☆22Aug 6, 2021Updated 4 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆35Jul 21, 2022Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆20May 16, 2026Updated 2 weeks ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆152May 16, 2026Updated 2 weeks ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Feb 2, 2022Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆43Jun 22, 2021Updated 4 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- VHDL PCIe Transceiver☆34Jul 2, 2020Updated 5 years ago