An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.
☆55Dec 6, 2023Updated 2 years ago
Alternatives and similar repositories for spi-to-axi-bridge
Users that are interested in spi-to-axi-bridge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 2 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- ☆19Oct 5, 2020Updated 5 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Hamming ECC Encoder and Decoder to protect memories☆36Jan 28, 2025Updated last year
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 4 months ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Verilog wishbone components☆133Jan 5, 2024Updated 2 years ago
- General Purpose I/O agent written in UVM☆17Jun 29, 2017Updated 9 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆70Updated this week
- SPI ELF bootloader for Xilinx Microblaze processors☆27Oct 17, 2017Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆15Dec 1, 2022Updated 3 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆21Jul 10, 2026Updated 3 weeks ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆73Jul 17, 2026Updated 2 weeks ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- Synthesizable FIR filters in VHDL☆15Jul 19, 2019Updated 7 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆13Feb 2, 2022Updated 4 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆35Jul 21, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DisplayPort IP-core☆90May 8, 2026Updated 2 months ago
- ☆13Jun 9, 2022Updated 4 years ago
- Slides and material for Xilinx bootcamp☆22Aug 6, 2021Updated 4 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- The implementation of AD9371 on KC705☆21Jun 10, 2025Updated last year
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆45Jun 22, 2021Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆155Jun 21, 2026Updated last month
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Jul 7, 2026Updated 3 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- 文档编写☆14Sep 19, 2020Updated 5 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆35Jun 5, 2021Updated 5 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated 2 years ago
- CAN-bus Controller with AXI4-lite Interface☆17Mar 4, 2025Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago