An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.
☆57Dec 6, 2023Updated 2 years ago
Alternatives and similar repositories for spi-to-axi-bridge
Users that are interested in spi-to-axi-bridge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI4 to SRAM Interface☆13May 2, 2022Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 3 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- ☆19Oct 5, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Sep 17, 2026Updated last month
- AXI-Stream USB 2.0 HS Device Bridge (Verilog)☆16Apr 17, 2025Updated last year
- RTL code of some arbitration algorithm☆16Oct 10, 2026Updated 2 weeks ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Hamming ECC Encoder and Decoder to protect memories☆37Jan 28, 2025Updated last year
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- A systemverilog/UVM/Makefile testbench for Rocket RISC-V SoCs☆11Jun 19, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆76Updated this week
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 8 months ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆27Apr 16, 2023Updated 3 years ago
- Verilog wishbone components☆136Jan 5, 2024Updated 2 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆36Feb 7, 2025Updated last year
- General Purpose I/O agent written in UVM☆17Jun 29, 2017Updated 9 years ago
- ☆15Dec 1, 2022Updated 3 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- A complete HDMI transmitter implementation in VHDL☆21Jun 27, 2025Updated last year
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆45Aug 10, 2022Updated 4 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆22Mar 7, 2024Updated 2 years ago
- SPI ELF bootloader for Xilinx Microblaze processors☆27Oct 17, 2017Updated 9 years ago
- High Speed VCO in Skywater 130nm☆10Mar 23, 2022Updated 4 years ago
- Slides and material for Xilinx bootcamp☆22Aug 6, 2021Updated 5 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆35Jul 21, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 10 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated last month
- The implementation of AD9371 on KC705☆21Jun 10, 2025Updated last year
- Wishbone to ARM AMBA 4 AXI☆17May 25, 2019Updated 7 years ago