An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.
☆54Dec 6, 2023Updated 2 years ago
Alternatives and similar repositories for spi-to-axi-bridge
Users that are interested in spi-to-axi-bridge are comparing it to the libraries listed below
Sorting:
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last month
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Designing means to communicate as an SPI master, being a part of AXI interface☆19Sep 14, 2023Updated 2 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 3 months ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- ☆18Oct 5, 2020Updated 5 years ago
- RTL code of some arbitration algorithm☆15Aug 25, 2019Updated 6 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Jan 28, 2025Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Feb 25, 2026Updated last week
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- Verilog wishbone components☆124Jan 5, 2024Updated 2 years ago
- VHDL PCIe Transceiver☆32Jul 2, 2020Updated 5 years ago
- The implementation of AD9371 on KC705☆20Jun 10, 2025Updated 9 months ago
- Slides and lab instructions for the mastering MicroBlaze session☆35Jul 21, 2022Updated 3 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated last year
- Slides and material for Xilinx bootcamp☆22Aug 6, 2021Updated 4 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated 2 years ago
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆42Jun 22, 2021Updated 4 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- CAN-bus Controller with AXI4-lite Interface☆16Mar 4, 2025Updated last year
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆70Dec 17, 2025Updated 2 months ago
- SPI ELF bootloader for Xilinx Microblaze processors☆27Oct 17, 2017Updated 8 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆149Mar 1, 2026Updated last week
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- VHDL Implementation☆13Oct 9, 2014Updated 11 years ago
- 文档编写☆13Sep 19, 2020Updated 5 years ago
- Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.☆15Feb 26, 2018Updated 8 years ago