paulscherrerinstitute / xvcSupportView external linksLinks
☆18Oct 5, 2020Updated 5 years ago
Alternatives and similar repositories for xvcSupport
Users that are interested in xvcSupport are comparing it to the libraries listed below
Sorting:
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- SQRL Port of ethminer☆11Feb 1, 2021Updated 5 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Equihash Proof of Work for Node.js☆10Oct 3, 2017Updated 8 years ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Jul 11, 2024Updated last year
- FPGA-based I2C to RS-232 serial converter / bus monitor☆13Jan 29, 2016Updated 10 years ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆124Mar 14, 2022Updated 3 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆15Apr 11, 2025Updated 10 months ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- ☆15Dec 1, 2022Updated 3 years ago
- Xilinx Virtual Cable Implementation based on ESP8266☆15Aug 25, 2021Updated 4 years ago
- A ported version of the libairspy library to use with Android 3.1+☆18Nov 13, 2015Updated 10 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆19Nov 16, 2021Updated 4 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Synthesizable Higher-Order Functions (Patterns) for C++☆17Oct 3, 2018Updated 7 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20May 30, 2019Updated 6 years ago
- Xilinx Virtual Cable Daemon☆125Mar 6, 2025Updated 11 months ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- C88 is Homebrew CPU that has a ram that is only 8x8 Bits in size. It'll fit on a papilio one 500k which has enough pins for all the switc…☆18Jun 1, 2021Updated 4 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- Generic Logic Interfacing Project☆48Jul 29, 2020Updated 5 years ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Dec 6, 2023Updated 2 years ago
- Releases for the NextJTAG tool☆24Jan 26, 2022Updated 4 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- AXI support for Migen/MiSoC☆28Jun 5, 2025Updated 8 months ago
- A complete HDMI transmitter implementation in VHDL☆21Jun 27, 2025Updated 7 months ago
- Multi-Technology RAM with AHB3Lite interface☆25May 10, 2024Updated last year
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Jan 7, 2016Updated 10 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆61Feb 9, 2024Updated 2 years ago
- Open PicoBlaze Assembler☆63Oct 29, 2023Updated 2 years ago