Alternatives and similar repositories for fbDOOM-RISCV:

Users that are interested in fbDOOM-RISCV are comparing it to the libraries listed below

• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆44Updated 2 years ago
• algofoogle / raybox-zero
  Minimal implementation of Raybox HDL ray caster concept
  ☆24Updated last week
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆52Updated 4 years ago
• antoniocgj / RISC-V-ALE
  RISC-V Assembly Learning Environment
  ☆21Updated 7 months ago
• OpenPOWERFoundation / a2o
  The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …
  ☆46Updated 11 months ago
• machdyne / kakao
  Kakao Linux
  ☆34Updated 3 weeks ago
• mikeakohn / riscv_fpga
  Implementation of a RISC-V CPU in Verilog.
  ☆14Updated last month
• technoblogy / lisp-riscv-compiler
  A Lisp compiler to RISC-V machine code written in Lisp
  ☆30Updated 6 months ago
• mcejp / lux
  Synthesizable Uxn CPU
  ☆17Updated 2 years ago
• Wren6991 / DOOMSoC
  A SoC for DOOM
  ☆17Updated 4 years ago
• sylefeb / Iron
  Iron: selectively turn RISC-V binaries into hardware
  ☆23Updated last year
• enthusi / lz4_rv32i_decode
  LZ4 decoder in assembly for RiscV RV32IC
  ☆11Updated 3 years ago
• pepijndevos / seqpu
  A bit-serial CPU
  ☆18Updated 5 years ago
• jcs / pce
  fork of PCE focusing on macplus, supporting DaynaPort SCSI network emulation
  ☆10Updated 2 years ago
• fontamsoc / pu32
  ☆15Updated last year
• rejunity / tt08-vga-drop
  "The Drop" ASIC 640x480 60Hz audio visual demo
  ☆13Updated 5 months ago
• sylefeb / gfxcat
  A catalog of my old-school GFX effects
  ☆42Updated last year
• Ashwin-Rajesh / RiSC-16
  RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…
  ☆12Updated 3 years ago
• depp / elf2dos
  Convert ELF executables to DOS executables
  ☆32Updated 5 years ago
• hamsternz / lfsr_scramblers
  Experiments with self-synchronizing LFSR scramblers
  ☆15Updated 4 years ago
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆45Updated last year
• xerpi / tiny5
  RISC-V Processor Implementation (RV32IM, TileLink-UL)
  ☆23Updated last year
• theandrew168 / bronzebeard
  Minimal assembler and ecosystem for bare-metal RISC-V development
  ☆49Updated last year
• DoctorWkt / ULX3S-Blinky
  A blinky project for the ULX3S v3.0.3 FPGA board
  ☆16Updated 6 years ago
• enthusi / mandelbrot_riscv_assembler
  An example in bare metal RV32 assembly for the longan nano board
  ☆21Updated 3 years ago
• robinsonb5 / EightThirtyTwo
  An experimental CPU core with 8-bit instruction words and 32-bit registers
  ☆18Updated 3 weeks ago
• j-core / jcore-soc
  J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.
  ☆22Updated 4 years ago
• bandvig / or1k_marocchino
  OpenRISC processor IP core based on Tomasulo algorithm
  ☆10Updated 3 years ago
• clausecker / palanqin
  ARM Cortex M0 emulator for DOS
  ☆27Updated last year
• insane-adding-machines / DOOM
  DOOM Open Source Release
  ☆28Updated 8 years ago