Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
☆75Dec 12, 2025Updated 2 months ago
Alternatives and similar repositories for PeakRDL-regblock
Users that are interested in PeakRDL-regblock are comparing it to the libraries listed below
Sorting:
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 4 months ago
- Control and status register code generator toolchain☆177Feb 27, 2026Updated last week
- Generate address space documentation HTML from compiled SystemRDL input☆61Jan 16, 2026Updated last month
- SystemRDL 2.0 language compiler front-end☆271Feb 27, 2026Updated last week
- ☆15Nov 15, 2025Updated 3 months ago
- Generate UVM register model from compiled SystemRDL input☆60Nov 25, 2025Updated 3 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jan 7, 2026Updated last month
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Dec 19, 2024Updated last year
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- ☆26Aug 10, 2023Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- Python-based IP-XACT parser and utilities☆143Jun 13, 2024Updated last year
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Jun 19, 2024Updated last year
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆364Updated this week
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Jan 13, 2021Updated 5 years ago
- SystemVerilog compiler and language services☆968Updated this week
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated last month
- ☆12Dec 22, 2020Updated 5 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- SystemVerilog plugin for Sublime Text☆49Sep 21, 2025Updated 5 months ago
- Simple template-based UVM code generator☆29Jan 4, 2023Updated 3 years ago
- Control and Status Register map generator for HDL projects☆131May 24, 2025Updated 9 months ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆120Oct 3, 2025Updated 5 months ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- LLM4DV☆16Sep 30, 2024Updated last year
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Extended and external tests for Verilator testing☆17Feb 26, 2026Updated last week
- Project Status: Discontinued, New repository: spec2rtl-plugin☆23Feb 1, 2026Updated last month
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago