Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
☆79Mar 28, 2026Updated last month
Alternatives and similar repositories for PeakRDL-regblock
Users that are interested in PeakRDL-regblock are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 6 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆62Mar 6, 2026Updated last month
- ☆15Mar 28, 2026Updated last month
- Control and status register code generator toolchain☆192Apr 16, 2026Updated 2 weeks ago
- SystemRDL 2.0 language compiler front-end☆277Apr 10, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 5 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- Code generation tool for control and status registers☆455Apr 19, 2026Updated 2 weeks ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 3 weeks ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Apr 19, 2026Updated 2 weeks ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Mar 31, 2026Updated last month
- SystemVerilog IPs and Modules for architectural redundancy designs.☆20Apr 16, 2026Updated 2 weeks ago
- ☆26Aug 10, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- SystemVerilog plugin for Sublime Text☆49Mar 28, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated last month
- Bazel/Build Analysis and Navigation Tool☆29Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,834Mar 13, 2026Updated last month
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Jun 19, 2024Updated last year
- SystemVerilog compiler and language services☆1,027Updated this week
- An abstraction library for interfacing EDA tools☆762Apr 24, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- C++ 17 Hardware abstraction layer generator from systemrdl☆15Apr 12, 2026Updated 3 weeks ago
- Derived from https://sourceforge.net/projects/v2kparse☆45Sep 10, 2015Updated 10 years ago
- Python-based IP-XACT parser and utilities☆144Jun 13, 2024Updated last year
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- Tools based upon slang for language server purpose☆23Mar 17, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆375Apr 28, 2026Updated last week
- ☆12Dec 22, 2020Updated 5 years ago
- Simple template-based UVM code generator☆30Apr 15, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 5 months ago
- Doxygen with verilog support☆41Mar 15, 2019Updated 7 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Jan 13, 2021Updated 5 years ago
- Python interface for cross-calling with HDL☆50Mar 14, 2026Updated last month
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Digital Circuit rendering engine☆39Mar 31, 2026Updated last month
- Python packages providing a library for Verification Stimulus and Coverage☆144Apr 9, 2026Updated 3 weeks ago