Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
☆82Mar 28, 2026Updated 3 months ago
Alternatives and similar repositories for PeakRDL-regblock
Users that are interested in PeakRDL-regblock are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 8 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆64Mar 6, 2026Updated 3 months ago
- ☆15Mar 28, 2026Updated 3 months ago
- Control and status register code generator toolchain☆198May 5, 2026Updated last month
- SystemRDL 2.0 language compiler front-end☆280Apr 10, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 7 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Jun 3, 2026Updated last month
- IP-XACT XML binding library☆16Jun 23, 2016Updated 10 years ago
- Code generation tool for control and status registers☆461Updated this week
- SystemVerilog Logger☆19Apr 6, 2026Updated 2 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Updated this week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Jun 25, 2026Updated last week
- SystemVerilog IPs and Modules for architectural redundancy designs.☆21Updated this week
- ☆26Aug 10, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- SystemVerilog plugin for Sublime Text☆50Mar 28, 2026Updated 3 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Updated this week
- Bazel/Build Analysis and Navigation Tool☆29Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,877Jun 22, 2026Updated last week
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Jun 19, 2024Updated 2 years ago
- SystemVerilog compiler and language services☆1,078Jun 27, 2026Updated last week
- An abstraction library for interfacing EDA tools☆774Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- C++ 17 Hardware abstraction layer generator from systemrdl☆16Updated this week
- Derived from https://sourceforge.net/projects/v2kparse☆46Sep 10, 2015Updated 10 years ago
- Python-based IP-XACT parser and utilities☆144Jun 13, 2024Updated 2 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated last year
- Tools based upon slang for language server purpose☆23Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Jun 26, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- ☆12Dec 22, 2020Updated 5 years ago
- Simple template-based UVM code generator☆30Apr 15, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 7 months ago
- Doxygen with verilog support☆41Mar 15, 2019Updated 7 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- Python interface for cross-calling with HDL☆50Mar 14, 2026Updated 3 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Updated Python wrappers for PicoSDK☆24Jun 17, 2026Updated 2 weeks ago
- Digital Circuit rendering engine☆40Mar 31, 2026Updated 3 months ago