Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
☆77Mar 20, 2026Updated this week
Alternatives and similar repositories for PeakRDL-regblock
Users that are interested in PeakRDL-regblock are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 4 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆62Mar 6, 2026Updated 2 weeks ago
- ☆15Nov 15, 2025Updated 4 months ago
- Control and status register code generator toolchain☆181Feb 27, 2026Updated 3 weeks ago
- SystemRDL 2.0 language compiler front-end☆275Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Generate UVM register model from compiled SystemRDL input☆60Nov 25, 2025Updated 4 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jan 7, 2026Updated 2 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 4 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Dec 19, 2024Updated last year
- ☆26Aug 10, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- SystemVerilog plugin for Sublime Text☆49Sep 21, 2025Updated 6 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated 2 weeks ago
- Bazel/Build Analysis and Navigation Tool☆27Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,797Mar 13, 2026Updated last week
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Jun 19, 2024Updated last year
- SystemVerilog compiler and language services☆989Updated this week
- An abstraction library for interfacing EDA tools☆756Updated this week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- C++ 17 Hardware abstraction layer generator from systemrdl☆14Mar 3, 2026Updated 3 weeks ago
- Derived from https://sourceforge.net/projects/v2kparse☆45Sep 10, 2015Updated 10 years ago
- Python-based IP-XACT parser and utilities☆143Jun 13, 2024Updated last year
- Tools based upon slang for language server purpose☆22Mar 17, 2026Updated last week
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Mar 18, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆369Updated this week
- ☆12Dec 22, 2020Updated 5 years ago
- Simple template-based UVM code generator☆29Jan 4, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 4 months ago
- Doxygen with verilog support☆40Mar 15, 2019Updated 7 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- Python interface for cross-calling with HDL☆49Mar 14, 2026Updated last week
- Digital Circuit rendering engine☆39Jul 30, 2025Updated 7 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆142Mar 16, 2026Updated last week