Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
☆90Mar 28, 2026Updated 7 months ago
Alternatives and similar repositories for PeakRDL-regblock
Users that are interested in PeakRDL-regblock are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generate address space documentation HTML from compiled SystemRDL input☆68Sep 22, 2026Updated last month
- Control and status register code generator toolchain☆228Oct 26, 2026Updated last week
- SystemRDL 2.0 language compiler front-end☆289Oct 7, 2026Updated 3 weeks ago
- ☆18Mar 28, 2026Updated 7 months ago
- Import and export IP-XACT XML register models☆41Nov 5, 2025Updated 11 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Markdown exporter for the PeakRDL toolchain☆13Updated this week
- Generate VHDL RTL that implements a register block from compiled SystemRDL input.☆14May 18, 2026Updated 5 months ago
- Generate UVM register model from compiled SystemRDL input☆62Nov 25, 2025Updated 11 months ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆16Aug 28, 2026Updated 2 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 4 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆209Jun 3, 2026Updated 5 months ago
- Code generation tool for control and status registers☆477Sep 11, 2026Updated last month
- Ride the Wellen! 🌊☆17Aug 27, 2026Updated 2 months ago
- Tools based upon slang for language server purpose☆24Sep 10, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Doxygen with verilog support☆40Mar 15, 2019Updated 7 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆26Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,974Updated this week
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Oct 7, 2026Updated 3 weeks ago
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated 2 years ago
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- SystemVerilog compiler and language services☆1,175Updated this week
- A collection of SPI related cores☆23Nov 12, 2024Updated last year
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Unified Coverage Interoperability Standard (UCIS)☆15Oct 26, 2026Updated last week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Jun 25, 2026Updated 4 months ago
- UART models for cocotb☆39Aug 24, 2026Updated 2 months ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 6 months ago
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- ☆26Aug 10, 2023Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,745Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Python-based IP-XACT parser and utilities☆142Jun 13, 2024Updated 2 years ago
- Common SystemVerilog components☆814Sep 18, 2026Updated last month
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Sep 25, 2026Updated last month
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆265Updated this week
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Updated this week