Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
☆83Mar 28, 2026Updated 3 months ago
Alternatives and similar repositories for PeakRDL-regblock
Users that are interested in PeakRDL-regblock are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Control and status register code generator toolchain☆201Jul 14, 2026Updated last week
- Generate address space documentation HTML from compiled SystemRDL input☆65Mar 6, 2026Updated 4 months ago
- ☆15Mar 28, 2026Updated 3 months ago
- Import and export IP-XACT XML register models☆38Nov 5, 2025Updated 8 months ago
- SystemRDL 2.0 language compiler front-end☆282Apr 10, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 8 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 weeks ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆16Jul 2, 2026Updated 3 weeks ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆208Jun 3, 2026Updated last month
- Code generation tool for control and status registers☆463Jul 16, 2026Updated last week
- Tools based upon slang for language server purpose☆24Jul 2, 2026Updated 3 weeks ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Jan 28, 2026Updated 5 months ago
- Unified Coverage Interoperability Standard (UCIS)☆15Updated this week
- IP-XACT XML binding library☆16Jun 23, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,895Updated this week
- SystemVerilog Logger☆19Apr 6, 2026Updated 3 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Jun 25, 2026Updated last month
- SystemVerilog IPs and Modules for architectural redundancy designs.☆21Jul 10, 2026Updated 2 weeks ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- ☆26Aug 10, 2023Updated 2 years ago
- SystemVerilog compiler and language services☆1,093Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆467Updated this week
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,631Updated this week
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 3 weeks ago
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- VUnit is a unit testing framework for VHDL/SystemVerilog☆839May 14, 2026Updated 2 months ago
- Web-based HDL diagramming tool☆85May 1, 2023Updated 3 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆478Jun 10, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,451Updated this week
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆22Jul 10, 2026Updated 2 weeks ago
- verilator testbench w/ Javascript using N-API☆19Feb 19, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A flexible and scalable development platform for modern FPGA projects.☆45Jul 6, 2026Updated 2 weeks ago
- SystemVerilog plugin for Sublime Text☆50Mar 28, 2026Updated 3 months ago
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Jun 19, 2024Updated 2 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆147Jul 5, 2026Updated 2 weeks ago
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆217Jul 6, 2026Updated 2 weeks ago
- A VHDL implementation of an AXI4 Master☆16Nov 7, 2017Updated 8 years ago