Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
☆81Mar 28, 2026Updated 2 months ago
Alternatives and similar repositories for PeakRDL-regblock
Users that are interested in PeakRDL-regblock are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 7 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆63Mar 6, 2026Updated 3 months ago
- ☆15Mar 28, 2026Updated 2 months ago
- Control and status register code generator toolchain☆196May 5, 2026Updated last month
- SystemRDL 2.0 language compiler front-end☆279Apr 10, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 6 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Jun 3, 2026Updated last week
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- Code generation tool for control and status registers☆463May 30, 2026Updated 2 weeks ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 2 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Apr 19, 2026Updated last month
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Jun 2, 2026Updated last week
- SystemVerilog IPs and Modules for architectural redundancy designs.☆20May 29, 2026Updated 2 weeks ago
- ☆26Aug 10, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- SystemVerilog plugin for Sublime Text☆50Mar 28, 2026Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated 2 weeks ago
- Bazel/Build Analysis and Navigation Tool☆29Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,858Updated this week
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Jun 19, 2024Updated last year
- SystemVerilog compiler and language services☆1,068Updated this week
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- C++ 17 Hardware abstraction layer generator from systemrdl☆15Updated this week
- Python-based IP-XACT parser and utilities☆144Jun 13, 2024Updated 2 years ago
- Derived from https://sourceforge.net/projects/v2kparse☆46Sep 10, 2015Updated 10 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated last year
- Tools based upon slang for language server purpose☆23Mar 17, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆378Updated this week
- ☆12Dec 22, 2020Updated 5 years ago
- Simple template-based UVM code generator☆30Apr 15, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 7 months ago
- Doxygen with verilog support☆41Mar 15, 2019Updated 7 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- Python interface for cross-calling with HDL☆51Mar 14, 2026Updated 3 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Updated Python wrappers for PicoSDK☆24Updated this week
- Digital Circuit rendering engine☆40Mar 31, 2026Updated 2 months ago