cchan / fp8_mulLinks
A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.
☆14Updated 3 years ago
Alternatives and similar repositories for fp8_mul
Users that are interested in fp8_mul are comparing it to the libraries listed below
Sorting:
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- Various examples for Chisel HDL☆30Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆37Updated 2 months ago
- Pulp virtual platform☆24Updated 6 months ago
- A stream to RTL compiler based on MLIR and CIRCT☆15Updated 3 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 6 months ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 11 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- ☆36Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated 2 weeks ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated 2 weeks ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last month
- ☆36Updated this week
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Updated this week
- ☆90Updated last month
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- ☆12Updated 3 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆21Updated 8 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆28Updated 2 weeks ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- RISC-V GPGPU☆36Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 6 years ago
- Learn NVDLA by SOMNIA☆42Updated 6 years ago
- ☆15Updated last month