cchan / fp8_mulLinks
A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.
☆14Updated 2 years ago
Alternatives and similar repositories for fp8_mul
Users that are interested in fp8_mul are comparing it to the libraries listed below
Sorting:
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Pulp virtual platform☆23Updated 2 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 6 years ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆35Updated 4 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- ☆16Updated 3 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 4 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆22Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- ☆12Updated 2 years ago
- ☆62Updated this week
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- Fast Floating Point Operators for High Level Synthesis☆21Updated 2 years ago
- Various examples for Chisel HDL☆29Updated 3 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 6 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Updated 2 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 4 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 10 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆33Updated 2 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated this week
- ☆14Updated 2 months ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 3 weeks ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- Wrappers for open source FPU hardware implementations.☆31Updated last year