cchan / fp8_mulLinks
A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.
☆14Updated 3 years ago
Alternatives and similar repositories for fp8_mul
Users that are interested in fp8_mul are comparing it to the libraries listed below
Sorting:
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 11 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 4 years ago
- ☆90Updated last week
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- ☆36Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 7 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Updated 3 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 4 months ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 3 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆28Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated last week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated 3 weeks ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last month
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- ☆15Updated last month
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Updated last week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- ☆42Updated 10 months ago
- Learn NVDLA by SOMNIA☆42Updated 6 years ago
- Example for running IREE in a bare-metal Arm environment.☆40Updated 6 months ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Updated 4 years ago
- Various examples for Chisel HDL☆30Updated 3 years ago
- RTL implementation of a ray-tracing GPU☆15Updated 13 years ago
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago