A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.
☆14Nov 23, 2022Updated 3 years ago
Alternatives and similar repositories for fp8_mul
Users that are interested in fp8_mul are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- Octave/MATLAB code for generating compensation FIR coefficients☆14Sep 7, 2015Updated 11 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆125Apr 3, 2026Updated 6 months ago
- ☆16Aug 26, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆20Sep 28, 2024Updated 2 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆48Jan 15, 2024Updated 2 years ago
- ☆14Sep 27, 2021Updated 5 years ago
- bfloat16 dtype for numpy☆20Sep 25, 2023Updated 3 years ago
- Token ring communication protocol for low-cost, low-power embedded devices communicating over UART☆15May 3, 2018Updated 8 years ago
- A friendly FPGA that pretends to be your NOR SPI flash☆26Oct 17, 2026Updated 2 weeks ago
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆17Nov 15, 2022Updated 3 years ago
- My tests and experiments with some popular dl frameworks.☆17Sep 11, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 12 years ago
- Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.☆71Oct 19, 2025Updated last year
- 🎹 Better than a traditional piano layout☆15Aug 27, 2016Updated 10 years ago
- The example WASM library show casing shared HashMap, and crossbeam's channel between workers.☆11Jul 23, 2021Updated 5 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 8 years ago
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- TinyTapeout2 Super Slow Serial SRAM FPGA☆12Dec 2, 2022Updated 3 years ago
- ☆47Aug 23, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- Retargetable ML compilers for the twenty-first century!☆13Apr 22, 2025Updated last year
- Source code for GpuShareSat, a library for SAT solvers to use the GPU for clause sharing between CPU threads.☆35Jun 8, 2021Updated 5 years ago
- Using Xilinx Vitis, Vivado and Vitis HLS design program and running on Xilinx ZCU104 board☆13Sep 22, 2022Updated 4 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆23Updated this week
- ☆19Jul 25, 2018Updated 8 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆21Jul 25, 2023Updated 3 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 11 years ago
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- IREE compiler and runtime for Snitch☆15May 14, 2026Updated 5 months ago
- RISC-V System on Chip Template☆162Aug 26, 2026Updated 2 months ago
- An almost empty chisel project as a starting point for hardware design☆39Jan 27, 2025Updated last year
- FlexAttention w/ FlashAttention3 Support☆27Oct 5, 2024Updated 2 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆82Mar 9, 2025Updated last year
- Torch2Chip (MLSys, 2024)☆56Apr 2, 2025Updated last year