cchan / fp8_mulLinks
A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.
☆14Updated 2 years ago
Alternatives and similar repositories for fp8_mul
Users that are interested in fp8_mul are comparing it to the libraries listed below
Sorting:
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆15Updated 2 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 4 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆41Updated 2 years ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆36Updated 5 months ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆13Updated this week
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆28Updated 5 months ago
- Various examples for Chisel HDL☆29Updated 3 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 10 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- ☆65Updated 2 weeks ago
- Pulp virtual platform☆23Updated 2 years ago
- A simple cycle-accurate DaDianNao simulator☆13Updated 6 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- ☆13Updated 2 weeks ago
- A Hardware Pipeline Description Language☆45Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 weeks ago
- ☆23Updated 2 years ago
- SmartNIC☆14Updated 6 years ago
- Fast Floating Point Operators for High Level Synthesis☆21Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 5 months ago
- The OpenPiton Platform☆16Updated 10 months ago