cchan / fp8_mulLinks
A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.
☆14Updated 2 years ago
Alternatives and similar repositories for fp8_mul
Users that are interested in fp8_mul are comparing it to the libraries listed below
Sorting:
- Synthesisable SIMT-style RISC-V GPGPU☆40Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- ☆73Updated this week
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 11 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last week
- Pulp virtual platform☆23Updated last month
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆33Updated last year
- A stream to RTL compiler based on MLIR and CIRCT☆15Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- ☆36Updated 4 years ago
- Various examples for Chisel HDL☆30Updated 3 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 4 years ago
- ☆31Updated this week
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- Wraps the NVDLA project for Chipyard integration☆21Updated this week
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 7 months ago
- ☆12Updated 3 years ago
- Learn NVDLA by SOMNIA☆42Updated 5 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- ☆34Updated 5 months ago