cchan / fp8_mulLinks
A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.
☆14Updated 2 years ago
Alternatives and similar repositories for fp8_mul
Users that are interested in fp8_mul are comparing it to the libraries listed below
Sorting:
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- ☆32Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 8 months ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- A stream to RTL compiler based on MLIR and CIRCT☆15Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated 2 weeks ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 11 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- ☆76Updated last week
- Synthesisable SIMT-style RISC-V GPGPU☆41Updated 2 months ago
- Pulp virtual platform☆23Updated 2 months ago
- ☆14Updated 3 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated this week
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆20Updated 4 months ago
- ☆36Updated 4 years ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last month
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated this week
- Intel Compiler for SystemC☆24Updated 2 years ago
- ☆35Updated 5 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆23Updated this week
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆23Updated last year
- Example for running IREE in a bare-metal Arm environment.☆40Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- ☆15Updated last month
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago