A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.
☆14Nov 23, 2022Updated 3 years ago
Alternatives and similar repositories for fp8_mul
Users that are interested in fp8_mul are comparing it to the libraries listed below
Sorting:
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Jan 15, 2024Updated 2 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- Benchmark tests supporting the TiledCUDA library.☆18Nov 19, 2024Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 3 months ago
- git clone of http://code.google.com/p/axi-bfm/☆19May 21, 2013Updated 12 years ago
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago
- Minimal header-only C fixed-point FFT library for embedded and speciality situations☆53Oct 29, 2025Updated 4 months ago
- Token ring communication protocol for low-cost, low-power embedded devices communicating over UART☆17May 3, 2018Updated 7 years ago
- ☆14Sep 27, 2021Updated 4 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 9 months ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- ☆20Sep 28, 2024Updated last year
- Vibe Coding A GPGPU via Cursor + Gemini3 Pro☆55Nov 23, 2025Updated 3 months ago
- ☆19Jul 25, 2018Updated 7 years ago
- ☆48Aug 23, 2023Updated 2 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- A cheap but powerful CH55x BadUSB Cable with SL2.1s USBHUB, which makes the cable usable while executing payload. 廉价但强大，把CH552e和SL2.1s集成在…☆20Nov 23, 2022Updated 3 years ago
- bfloat16 dtype for numpy☆20Sep 25, 2023Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Dec 6, 2023Updated 2 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- Torch2Chip (MLSys, 2024)☆55Apr 2, 2025Updated 11 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆117Sep 27, 2020Updated 5 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆34Updated this week
- SRAM Design using OpenSource Applications☆24Jul 16, 2021Updated 4 years ago
- Parsers for CUDA binary files☆24Dec 29, 2023Updated 2 years ago
- A Toy-Purpose TPU Simulator☆21Jun 7, 2024Updated last year
- Public release☆58Sep 3, 2019Updated 6 years ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆36Updated this week
- OpenSoC Fabric - A Network-On-Chip Generator☆176Jun 18, 2020Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆33Jan 4, 2026Updated last month
- A simple, scalable, source-synchronous, all-digital DDR link☆36Feb 24, 2026Updated last week
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Feb 6, 2023Updated 3 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated 11 months ago
- ☆35Jun 9, 2022Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Jan 28, 2025Updated last year