A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.
☆14Nov 23, 2022Updated 3 years ago
Alternatives and similar repositories for fp8_mul
Users that are interested in fp8_mul are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Dec 15, 2023Updated 2 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆117Sep 27, 2020Updated 5 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Jan 15, 2024Updated 2 years ago
- git clone of http://code.google.com/p/axi-bfm/☆19May 21, 2013Updated 12 years ago
- Benchmark tests supporting the TiledCUDA library.☆18Nov 19, 2024Updated last year
- ☆14Sep 27, 2021Updated 4 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 4 months ago
- Vstream - Video Analytics pipeline with Hardware based accelerations (dev - stage)☆10Feb 2, 2024Updated 2 years ago
- bfloat16 dtype for numpy☆20Sep 25, 2023Updated 2 years ago
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 10 months ago
- Vibe Coding A GPGPU via Cursor + Gemini3 Pro☆54Nov 23, 2025Updated 4 months ago
- Token ring communication protocol for low-cost, low-power embedded devices communicating over UART☆17May 3, 2018Updated 7 years ago
- A cheap but powerful CH55x BadUSB Cable with SL2.1s USBHUB, which makes the cable usable while executing payload. 廉价但强大，把CH552e和SL2.1s集成在…☆20Nov 23, 2022Updated 3 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- A map of relationships among cryptographic primitives☆12Dec 17, 2018Updated 7 years ago
- ☆15Mar 15, 2026Updated last week
- ☆47Aug 23, 2023Updated 2 years ago
- Tiny Tapeout 06☆15Nov 15, 2025Updated 4 months ago
- Retargetable ML compilers for the twenty-first century!☆13Apr 22, 2025Updated 11 months ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- IREE compiler and runtime for Snitch☆14Oct 9, 2025Updated 5 months ago
- ☆19Jul 25, 2018Updated 7 years ago
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Updated this week
- A minimal (really) out-of-tree MLIR example☆47Aug 14, 2025Updated 7 months ago
- Torch2Chip (MLSys, 2024)☆55Apr 2, 2025Updated 11 months ago
- High quality and composable RTL libraries in SystemVerilog☆32Mar 11, 2026Updated last week
- An almost empty chisel project as a starting point for hardware design☆35Jan 27, 2025Updated last year
- NeRF (Neural Radiance Field) TensorFlow v2 Keras Re-Implementation☆11Dec 15, 2022Updated 3 years ago
- Parsers for CUDA binary files☆24Dec 29, 2023Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Feb 6, 2023Updated 3 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆176Jun 18, 2020Updated 5 years ago
- ☆13Jun 25, 2022Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆41Mar 14, 2026Updated last week