cchan / fp8_mulLinks
A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.
☆14Updated 2 years ago
Alternatives and similar repositories for fp8_mul
Users that are interested in fp8_mul are comparing it to the libraries listed below
Sorting:
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated last month
- Synthesisable SIMT-style RISC-V GPGPU☆38Updated last week
- Wrappers for open source FPU hardware implementations.☆32Updated last year
- A stream to RTL compiler based on MLIR and CIRCT☆15Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last month
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 11 years ago
- ☆15Updated this week
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 6 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆18Updated 2 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- Example for running IREE in a bare-metal Arm environment.☆36Updated 4 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆23Updated last year
- Learn NVDLA by SOMNIA☆34Updated 5 years ago
- ☆68Updated this week
- ☆23Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 6 months ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆38Updated 6 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆22Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 weeks ago
- ☆32Updated 3 months ago
- Wraps the NVDLA project for Chipyard integration☆21Updated 3 months ago
- ☆36Updated 4 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆34Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago