metro94 / RV-DAP-PlusView external linksLinks
☆25Sep 12, 2021Updated 4 years ago
Alternatives and similar repositories for RV-DAP-Plus
Users that are interested in RV-DAP-Plus are comparing it to the libraries listed below
Sorting:
- WCH CH569 SerDes Reverse Engineering☆30Aug 13, 2022Updated 3 years ago
- TensorFlow Lite for BL602☆12Jun 22, 2021Updated 4 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- 基于CH55x低成本USB单片机实现的汇编级优化高速DAP-Link-v2☆99Apr 11, 2024Updated last year
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 3 years ago
- LinuxCNC FPGA board port to LiteX☆33Jan 24, 2025Updated last year
- Pmod™ Compatible USB ULPI PHY☆13Apr 30, 2022Updated 3 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 3 months ago
- A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.☆12Jan 18, 2021Updated 5 years ago
- ☆15Oct 3, 2023Updated 2 years ago
- Run baby Llama 2 model in windows☆14Jul 26, 2023Updated 2 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆21Feb 4, 2025Updated last year
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- Winnermicro W60x Wi-Fi library reverse engineering notes & hackings☆19Nov 21, 2020Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- L2 R6: WCH 120MHz RISC-V3A USB3.0 SoC (CH569)☆16Feb 18, 2023Updated 2 years ago
- Made with Unity 5.5.0f3☆22Feb 28, 2017Updated 8 years ago
- 安信可模组量产发布SDK☆17Jan 3, 2023Updated 3 years ago
- FreeBSD IoT Project☆20Nov 23, 2023Updated 2 years ago
- Smart On-Chip Debugger☆24Jun 14, 2023Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆86Apr 8, 2024Updated last year
- RP2040 MCU based PMOD☆20Nov 29, 2024Updated last year
- CH32V305 DAPLink - USB2.0 High Speed DAPLink firmware for the WCH-LinkE☆23Jan 2, 2026Updated last month
- Some materials and sample source for RV32 OS projects.☆21May 31, 2022Updated 3 years ago
- An Open-Source CMSIS-DAP Debug Probe based on DAPLink and USB bus convert and it can realize USB convert to serial interface based in CH5…☆95Aug 12, 2024Updated last year
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Apr 24, 2019Updated 6 years ago
- Release KiteRF is a SDR system with K210 & FPGA & ESP32 as its core controller, which make SDR more intelligent, portable and cheap.☆25May 6, 2020Updated 5 years ago
- forked from https://github.com/riscv/riscv-openocd.git,and add falsh support for LicheeTang☆24Oct 18, 2021Updated 4 years ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆28Jun 12, 2018Updated 7 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- The memory model was leveraged from micron.☆28Mar 24, 2018Updated 7 years ago
- AGRV2K裸奔测试工程☆29Jan 5, 2024Updated 2 years ago
- sipeed opensource mechanical keyboard make with BL706☆70Apr 20, 2022Updated 3 years ago
- A dev board designed to facilitate the development of USB firmware for STM32☆30Jul 2, 2024Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32May 15, 2023Updated 2 years ago
- ☆30Mar 13, 2025Updated 11 months ago
- RV64GC Linux Capable RISC-V Core☆52Oct 20, 2025Updated 3 months ago