Digilent / axi4lite_ip_genLinks
Generates simple AXI4-lite IP for use in Vivado from register specifications
☆15Updated 8 months ago
Alternatives and similar repositories for axi4lite_ip_gen
Users that are interested in axi4lite_ip_gen are comparing it to the libraries listed below
Sorting:
- Tutorial for analog input digitalization by the Xilinx Zynq XADC utilizing the DMA and data streaming to a PC over the network.☆29Updated 3 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated 2 years ago
- A collection of Opal Kelly provided design resources☆17Updated 2 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆39Updated 10 months ago
- Extensible FPGA control platform☆61Updated 2 years ago
- general-cores☆21Updated 5 months ago
- Open FPGA Modules☆24Updated last year
- VHDL Modules☆24Updated 10 years ago
- ☆115Updated 2 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 2 months ago
- Many peripherals in Verilog ready to use☆41Updated last year
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- I2C Master Verilog module☆36Updated 7 months ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Updated 3 months ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆106Updated this week
- development interface mil-std-1553b for system on chip☆24Updated 7 years ago
- IP Catalog for Raptor.☆17Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Updated 2 years ago
- VHDL PCIe Transceiver☆32Updated 5 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆73Updated 2 months ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆21Updated 11 months ago
- A collection of phase locked loop (PLL) related projects☆115Updated last year
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Updated last month
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Updated last year
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Updated last year
- Wishbone interconnect utilities☆44Updated 3 weeks ago