☆31Jun 13, 2021Updated 5 years ago
Alternatives and similar repositories for axi_spi_slave
Users that are interested in axi_spi_slave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆26Oct 8, 2019Updated 7 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 10 years ago
- ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board☆12Sep 26, 2013Updated 13 years ago
- ☆23Feb 22, 2020Updated 6 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Apr 25, 2016Updated 10 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆16Oct 12, 2026Updated 2 weeks ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- Generic FIFO implementation with optional FWFT☆65May 27, 2020Updated 6 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 7 years ago
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- USB 2.0 FS Device controller IP core written in SystemVerilog☆41Dec 2, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Bluespec H.264 Decoder☆13Jul 17, 2014Updated 12 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 3 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆21Dec 15, 2019Updated 6 years ago
- WISHBONE SD Card Controller IP Core☆136Sep 17, 2022Updated 4 years ago
- Simple single-port AXI memory interface☆51Jun 7, 2024Updated 2 years ago
- Implementation of the Xilinx FFT IP using a UART packetised data stream☆13Jul 24, 2022Updated 4 years ago
- USB 1.1 Host and Function IP core☆27Jul 17, 2014Updated 12 years ago
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- general-cores☆21Jul 16, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- Collection of simple interfaces for Digilent Pmods☆13Aug 3, 2023Updated 3 years ago
- A Constant False Alarm Rate Processor Generator☆11Apr 13, 2023Updated 3 years ago
- 基于w5500官方库ioLibrary_Driver，在STM32F103RC上实现了mqtt的功能☆12Jul 11, 2018Updated 8 years ago
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 5 years ago
- ☆39Oct 22, 2026Updated last week
- Half-precision floating point for NumPy☆13Nov 10, 2010Updated 15 years ago
- ☆12Mar 24, 2023Updated 3 years ago
- Collection of hardware description languages writings and code snippets☆31Jan 29, 2015Updated 11 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- AXI4-Lite UART IP core☆14May 29, 2023Updated 3 years ago
- eyeriss-chisel3☆41May 2, 2022Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- ☆62Feb 18, 2019Updated 7 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 3 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆107Jul 21, 2018Updated 8 years ago