☆28Jun 13, 2021Updated 4 years ago
Alternatives and similar repositories for axi_spi_slave
Users that are interested in axi_spi_slave are comparing it to the libraries listed below
Sorting:
- ☆23Oct 8, 2019Updated 6 years ago
- ☆22Feb 22, 2020Updated 6 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆15Updated this week
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- general-cores☆21Jul 16, 2025Updated 7 months ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- ☆58Feb 18, 2019Updated 7 years ago
- Generic FIFO implementation with optional FWFT☆61May 27, 2020Updated 5 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆35May 3, 2020Updated 5 years ago
- Full duplex version of https://github.com/KastnerRG/riffa/issues/30☆26Oct 23, 2018Updated 7 years ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆56Updated this week
- ☆30Apr 1, 2017Updated 8 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆104Jul 21, 2018Updated 7 years ago
- Common SystemVerilog components☆713Updated this week
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- Collection of hardware description languages writings and code snippets☆28Jan 29, 2015Updated 11 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- WISHBONE SD Card Controller IP Core☆131Sep 17, 2022Updated 3 years ago
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- ☆21Dec 30, 2025Updated 2 months ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- Hybrid Car Model MATLAB Simulink Simscape☆15Jul 27, 2023Updated 2 years ago
- USB3 PIPE interface for Xilinx 7-Series☆247Jan 2, 2026Updated 2 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- Verilog RTL Design☆46Sep 4, 2021Updated 4 years ago
- ☆87Jan 30, 2026Updated last month
- ☆12Feb 15, 2024Updated 2 years ago
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- This repository contains a reference design based on the ASM2464PD for a USB4 to PCIe M.2 converter☆16Sep 23, 2024Updated last year
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year