☆29Jun 13, 2021Updated 4 years ago
Alternatives and similar repositories for axi_spi_slave
Users that are interested in axi_spi_slave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24Oct 8, 2019Updated 6 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆15Updated this week
- ☆22Feb 22, 2020Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Generic FIFO implementation with optional FWFT☆61May 27, 2020Updated 5 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- Common SystemVerilog components☆733Updated this week
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆20Dec 15, 2019Updated 6 years ago
- This is an open CNN accelerator for everyone to use☆14Jul 15, 2019Updated 6 years ago
- Half-precision floating point for NumPy☆13Nov 10, 2010Updated 15 years ago
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Collection of hardware description languages writings and code snippets☆28Jan 29, 2015Updated 11 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated 2 months ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆14Nov 12, 2025Updated 5 months ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆20Sep 14, 2023Updated 2 years ago
- eyeriss-chisel3☆41May 2, 2022Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆37May 3, 2020Updated 5 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆105Jul 21, 2018Updated 7 years ago
- WISHBONE SD Card Controller IP Core☆132Sep 17, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 5 months ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆63Apr 6, 2026Updated last week
- USB3 PIPE interface for Xilinx 7-Series☆252Apr 3, 2026Updated last week
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- Switched SRAM-based Multi-ported RAM☆19Nov 10, 2024Updated last year
- ☆31Apr 1, 2017Updated 9 years ago
- ☆15Mar 9, 2026Updated last month
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 3 months ago
- liberty介绍--LIBERATE工具使用☆18Jul 22, 2019Updated 6 years ago
- stm32 HAL库使用内部RAM模拟U盘升级☆13Dec 4, 2020Updated 5 years ago
- 基于FPGA的PCIe 板卡，支持 离散量输入输出、ARINC429协议☆17Dec 1, 2022Updated 3 years ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆14Mar 24, 2026Updated 3 weeks ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆40Dec 2, 2018Updated 7 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆22Jul 7, 2024Updated last year