☆28Jun 13, 2021Updated 4 years ago
Alternatives and similar repositories for axi_spi_slave
Users that are interested in axi_spi_slave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆23Oct 8, 2019Updated 6 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆22Feb 22, 2020Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- Generic FIFO implementation with optional FWFT☆61May 27, 2020Updated 5 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆20Dec 15, 2019Updated 6 years ago
- general-cores☆21Jul 16, 2025Updated 8 months ago
- Half-precision floating point for NumPy☆13Nov 10, 2010Updated 15 years ago
- Collection of simple interfaces for Digilent Pmods☆13Aug 3, 2023Updated 2 years ago
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- ☆59Feb 18, 2019Updated 7 years ago
- Collection of hardware description languages writings and code snippets☆28Jan 29, 2015Updated 11 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope☆14Sep 5, 2025Updated 6 months ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆14Nov 12, 2025Updated 4 months ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆19Sep 14, 2023Updated 2 years ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆61Feb 28, 2026Updated 3 weeks ago
- eyeriss-chisel3☆41May 2, 2022Updated 3 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆104Jul 21, 2018Updated 7 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 4 months ago
- USB3 PIPE interface for Xilinx 7-Series☆252Jan 2, 2026Updated 2 months ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- Light modbus RTU Slave without SPL and HAL. This lib doesn't need timers, only UART and 2 channels of DMA.☆10Jun 25, 2019Updated 6 years ago
- ☆31Apr 1, 2017Updated 8 years ago
- Switched SRAM-based Multi-ported RAM☆19Nov 10, 2024Updated last year
- ☆14Mar 9, 2026Updated 2 weeks ago
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 2 months ago
- stm32 HAL库使用内部RAM模拟U盘升级☆13Dec 4, 2020Updated 5 years ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆14Mar 3, 2026Updated 3 weeks ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- moderngpu algorithms for C++ shaders☆16Mar 3, 2021Updated 5 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago