☆31Jun 13, 2021Updated 5 years ago
Alternatives and similar repositories for axi_spi_slave
Users that are interested in axi_spi_slave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆26Oct 8, 2019Updated 6 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 10 years ago
- ☆23Feb 22, 2020Updated 6 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆16Jul 7, 2026Updated last month
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆13Feb 13, 2021Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆63May 27, 2020Updated 6 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 7 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- Common SystemVerilog components☆781Updated this week
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆21Dec 15, 2019Updated 6 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 12 years ago
- general-cores☆21Jul 16, 2025Updated last year
- Half-precision floating point for NumPy☆13Nov 10, 2010Updated 15 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is an open CNN accelerator for everyone to use☆14Jul 15, 2019Updated 7 years ago
- Collection of simple interfaces for Digilent Pmods☆13Aug 3, 2023Updated 3 years ago
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- Collection of hardware description languages writings and code snippets☆30Jan 29, 2015Updated 11 years ago
- 基于w5500官方库ioLibrary_Driver，在STM32F103RC上实现了mqtt的功能☆12Jul 11, 2018Updated 8 years ago
- ☆62Feb 18, 2019Updated 7 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Aug 5, 2026Updated last week
- FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope☆14Sep 5, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆105Jul 21, 2018Updated 8 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 2 years ago
- eyeriss-chisel3☆41May 2, 2022Updated 4 years ago
- WISHBONE SD Card Controller IP Core☆133Sep 17, 2022Updated 3 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- USB3 PIPE interface for Xilinx 7-Series☆269Apr 3, 2026Updated 4 months ago
- Light modbus RTU Slave without SPL and HAL. This lib doesn't need timers, only UART and 2 channels of DMA.☆10Jun 25, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Switched SRAM-based Multi-ported RAM☆19Nov 10, 2024Updated last year
- ☆31Apr 1, 2017Updated 9 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- USB 2.0 Device IP Core☆75Oct 1, 2017Updated 8 years ago
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 7 months ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆16Jul 2, 2026Updated last month