andrewattwood / fuseriscLinks
Dual RISC-V DISC with integrated eFPGA
☆16Updated 3 years ago
Alternatives and similar repositories for fuserisc
Users that are interested in fuserisc are comparing it to the libraries listed below
Sorting:
- ☆16Updated 7 months ago
- ☆33Updated 2 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆17Updated 6 months ago
- ☆36Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- ☆10Updated last year
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆16Updated 4 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated 4 months ago
- USB -> AXI Debug Bridge☆39Updated 3 years ago
- ☆46Updated 3 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- ☆23Updated 7 years ago
- Wishbone controlled I2C controllers☆49Updated 6 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆45Updated last year
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Updated 2 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated 9 months ago
- USB Full Speed PHY☆44Updated 5 years ago