chipsalliance / verible-linter-actionView external linksLinks
Automatic SystemVerilog linting in github actions with the help of Verible
☆36Oct 23, 2024Updated last year
Alternatives and similar repositories for verible-linter-action
Users that are interested in verible-linter-action are comparing it to the libraries listed below
Sorting:
- Extended and external tests for Verilator testing☆17Jan 25, 2026Updated 3 weeks ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- ☆19Oct 13, 2025Updated 4 months ago
- Processor support packages☆19Feb 2, 2021Updated 5 years ago
- demo on simple channel router☆13Jan 3, 2019Updated 7 years ago
- ☆58Mar 31, 2025Updated 10 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆23Feb 16, 2022Updated 4 years ago
- ☆24Dec 8, 2021Updated 4 years ago
- ☆116Nov 11, 2025Updated 3 months ago
- Network on Chip for MPSoC☆28Jan 27, 2026Updated 3 weeks ago
- A dependency management tool for hardware projects.☆345Updated this week
- Primitives for GF180MCU provided by GlobalFoundries.☆56Aug 28, 2023Updated 2 years ago
- ☆37Feb 9, 2026Updated last week
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- ☆34Dec 22, 2025Updated last month
- A simple, scalable, source-synchronous, all-digital DDR link☆36Dec 8, 2025Updated 2 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆29Oct 12, 2025Updated 4 months ago
- ☆32Feb 6, 2026Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 7 months ago
- Mirror of the Universal Verification Methodology from sourceforge☆37Jan 21, 2015Updated 11 years ago
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆30Dec 9, 2021Updated 4 years ago
- SystemVerilog FSM generator☆33May 5, 2024Updated last year
- A LEF/DEF Utility.☆33Aug 15, 2019Updated 6 years ago
- Support code for DVCon 2021 paper submission☆12Mar 1, 2021Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- ☆39Sep 15, 2021Updated 4 years ago
- Verilator open-source SystemVerilog simulator and lint system☆41Updated this week
- my UVM training projects☆39Mar 14, 2019Updated 6 years ago
- VLSI VS1053b DSP Audio Processor Example Projects and Resources☆11Jan 17, 2018Updated 8 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- Raspberry Pi 4 Image☆12Oct 25, 2024Updated last year
- ☆12Aug 7, 2025Updated 6 months ago
- ☆11Jul 4, 2016Updated 9 years ago
- ☆10Mar 18, 2020Updated 5 years ago
- simple markdown editor and http server for reveal.js presentation powered by electron☆13Dec 8, 2022Updated 3 years ago
- JAX implementation of MAML on the analog spiking neural network accelerator for the edge adaptation☆11Jan 26, 2023Updated 3 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- ☆20May 8, 2012Updated 13 years ago