Automatic SystemVerilog linting in github actions with the help of Verible
☆37Oct 23, 2024Updated last year
Alternatives and similar repositories for verible-linter-action
Users that are interested in verible-linter-action are comparing it to the libraries listed below
Sorting:
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- Arizona State University CSE320☆12Mar 22, 2015Updated 10 years ago
- Extended and external tests for Verilator testing☆17Feb 26, 2026Updated last week
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- Processor support packages☆19Feb 2, 2021Updated 5 years ago
- ☆19Oct 13, 2025Updated 4 months ago
- demo on simple channel router☆13Jan 3, 2019Updated 7 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆23Feb 16, 2022Updated 4 years ago
- ☆59Mar 31, 2025Updated 11 months ago
- ☆24Dec 8, 2021Updated 4 years ago
- Network on Chip for MPSoC☆28Feb 28, 2026Updated last week
- ☆119Nov 11, 2025Updated 3 months ago
- A dependency management tool for hardware projects.☆349Updated this week
- Primitives for GF180MCU provided by GlobalFoundries.☆56Aug 28, 2023Updated 2 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- ☆37Updated this week
- A simple, scalable, source-synchronous, all-digital DDR link☆36Feb 24, 2026Updated last week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆31Oct 12, 2025Updated 4 months ago
- ☆32Updated this week
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- Mirror of the Universal Verification Methodology from sourceforge☆37Jan 21, 2015Updated 11 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆31Dec 9, 2021Updated 4 years ago
- SystemVerilog FSM generator☆35May 5, 2024Updated last year
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- ☆39Sep 15, 2021Updated 4 years ago
- ☆20May 8, 2012Updated 13 years ago
- Python scripting and programming examples using the joulescope package☆14Feb 4, 2025Updated last year
- SECCON塔フォント☆10Feb 7, 2019Updated 7 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- ☆11Jul 4, 2016Updated 9 years ago
- JAX implementation of MAML on the analog spiking neural network accelerator for the edge adaptation☆11Jan 26, 2023Updated 3 years ago
- Rakuten Mini C330 で Android 10 GSI を起動する際のブートループを修正します。※data初期化後は、一旦ブートループして一瞬Hi thereが出る画面まで進んでからTWRPを起動すればインストールできるようになります☆10Aug 15, 2020Updated 5 years ago
- Igloo2 M2GL025 Creative Development Board☆11Oct 15, 2019Updated 6 years ago
- Library of common cryptographic algorithms and functions for Pony☆12Jul 16, 2025Updated 7 months ago
- ☆13Aug 7, 2025Updated 7 months ago