Automatic SystemVerilog linting in github actions with the help of Verible
☆39Oct 23, 2024Updated 2 years ago
Alternatives and similar repositories for verible-linter-action
Users that are interested in verible-linter-action are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Jan 21, 2025Updated last year
- ☆11Sep 25, 2026Updated last month
- Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file.…☆21Sep 28, 2026Updated last month
- Coverview☆36Oct 5, 2026Updated last month
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 10 months ago
- ☆69Mar 31, 2025Updated last year
- XLSynth: Accelerated HW Synthesis☆19Updated this week
- Simple UVM testbench development using the uvmtb_template files☆27Jan 16, 2025Updated last year
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Oct 7, 2026Updated last month
- SymbolConvert is subpart of the Circuit2TikZ project. It provides an export of all currently avaliable components in CircuiTikZ to the Ci…☆16Apr 7, 2026Updated 7 months ago
- An efficient minimal perfect hash function generator for small sets☆12Dec 12, 2020Updated 5 years ago
- ☆10Mar 18, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆10Nov 2, 2023Updated 3 years ago
- An experimental hardware compiler☆14Aug 21, 2026Updated 2 months ago
- The ISA specification for the ZiCondOps extension.☆18Mar 21, 2024Updated 2 years ago
- Chip renders (PNG) for Tiny Tapeouts shuttles☆15Sep 23, 2026Updated last month
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Fast convolution algorithms with Python types☆10Nov 20, 2016Updated 9 years ago
- Implementation of TFHE with Julia☆11Mar 25, 2020Updated 6 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- 📸 ADCs for faster image sensors☆13Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆15May 24, 2025Updated last year
- Adam's Bridge (ML-DSA hardware accelerator) verilator wrapper -- create "toggle" traces from VCD dumps☆11May 13, 2026Updated 5 months ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Measuring the Performance of C Implementations in CPU clock cycle☆14Jun 8, 2022Updated 4 years ago
- SystemVerilog linter☆395Nov 6, 2025Updated last year
- WIP USB host abstraction for embedded targets☆12Nov 18, 2023Updated 2 years ago
- The LLVM Symbolic Simulator, part of SAW.☆22Jul 17, 2020Updated 6 years ago
- Ride the Wellen! 🌊☆17Aug 27, 2026Updated 2 months ago
- BAG3 analog generators.☆11Jul 26, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Neural networks in Theano (ABANDONED/DISCONTINUED) - see dagbldr for a continuation of this code with some new tricks☆18Feb 26, 2015Updated 11 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆37Dec 11, 2025Updated 10 months ago
- ROHD Wave Viewer is a waveform viewer Flutter app, part of the ROHD ecosystem. It works in-browser, integrated as a Flutter widget, used …☆14Updated this week
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆13Dec 26, 2024Updated last year
- ☆11Sep 7, 2025Updated last year
- ☆10Updated this week