Automatic SystemVerilog linting in github actions with the help of Verible
☆38Oct 23, 2024Updated last year
Alternatives and similar repositories for verible-linter-action
Users that are interested in verible-linter-action are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- Arizona State University CSE320☆13Mar 22, 2015Updated 11 years ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 8 months ago
- ☆25Aug 20, 2024Updated last year
- ☆65Mar 31, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- ☆10Mar 18, 2020Updated 6 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Extended and external tests for Verilator testing☆19Updated this week
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆13Apr 18, 2024Updated 2 years ago
- Fast convolution algorithms with Python types☆10Nov 20, 2016Updated 9 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 8 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Neural networks in Theano (ABANDONED/DISCONTINUED) - see dagbldr for a continuation of this code with some new tricks☆18Feb 26, 2015Updated 11 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆12Dec 26, 2024Updated last year
- demo on simple channel router☆13Jan 3, 2019Updated 7 years ago
- Example of using a eurorack-pmod as an 8-channel (4in + 4out) USB sound card, based on the LUNA project.☆13Nov 18, 2025Updated 8 months ago
- A dependency management tool for hardware projects.☆384Updated this week
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆25Jul 18, 2026Updated last month
- WIP USB host abstraction for embedded targets☆12Nov 18, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆29May 20, 2026Updated 2 months ago
- ☆15Jan 11, 2023Updated 3 years ago
- ☆135Updated this week
- ☆24Dec 8, 2021Updated 4 years ago
- Misc utility FPGA cores☆13Mar 21, 2023Updated 3 years ago
- LiteX project for the ButterStick bootloader☆14Mar 13, 2023Updated 3 years ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆15Feb 8, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Processor support packages☆22Feb 2, 2021Updated 5 years ago
- A depth-aware secure computation compiler☆17Jun 7, 2025Updated last year
- Mirror of the Universal Verification Methodology from sourceforge☆37Jan 21, 2015Updated 11 years ago
- ☆25Jul 14, 2025Updated last year
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆33Dec 9, 2021Updated 4 years ago
- Igloo2 M2GL025 Creative Development Board☆11Oct 15, 2019Updated 6 years ago
- AHA! Website Source☆19Aug 11, 2026Updated last week