chipsalliance / verible-linter-actionLinks
Automatic SystemVerilog linting in github actions with the help of Verible
☆36Updated 11 months ago
Alternatives and similar repositories for verible-linter-action
Users that are interested in verible-linter-action are comparing it to the libraries listed below
Sorting:
- RISC-V Verification Interface☆107Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- RISC-V Nox core☆68Updated 2 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated this week
- ☆40Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 9 months ago
- Generic Register Interface (contains various adapters)☆130Updated 2 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- ☆99Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆113Updated 4 years ago
- FPGA tool performance profiling☆102Updated last year
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 7 months ago
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated last year
- Python Tool for UVM Testbench Generation☆54Updated last year
- FuseSoC standard core library☆147Updated 4 months ago
- The multi-core cluster of a PULP system.☆108Updated 2 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 3 weeks ago
- Announcements related to Verilator☆41Updated 5 years ago
- An Open-Source Design and Verification Environment for RISC-V☆84Updated 4 years ago
- RISC-V System on Chip Template☆159Updated last month
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 weeks ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- ☆54Updated 6 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆144Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Test dashboard for verification features in Verilator☆27Updated last week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 5 years ago
- Platform Level Interrupt Controller☆43Updated last year