Automatic SystemVerilog linting in github actions with the help of Verible
☆38Oct 23, 2024Updated last year
Alternatives and similar repositories for verible-linter-action
Users that are interested in verible-linter-action are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 10 years ago
- Arizona State University CSE320☆14Mar 22, 2015Updated 11 years ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 9 months ago
- ☆25Aug 20, 2024Updated 2 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆10Mar 18, 2020Updated 6 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Extended and external tests for Verilator testing☆19Updated this week
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆14Apr 18, 2024Updated 2 years ago
- Fast convolution algorithms with Python types☆10Nov 20, 2016Updated 9 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 9 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Neural networks in Theano (ABANDONED/DISCONTINUED) - see dagbldr for a continuation of this code with some new tricks☆18Feb 26, 2015Updated 11 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆13Dec 26, 2024Updated last year
- demo on simple channel router☆13Jan 3, 2019Updated 7 years ago
- Network on Chip for MPSoC☆30Aug 7, 2026Updated last month
- Example of using a eurorack-pmod as an 8-channel (4in + 4out) USB sound card, based on the LUNA project.☆13Nov 18, 2025Updated 10 months ago
- A dependency management tool for hardware projects.☆393Updated this week
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Updated this week
- WIP USB host abstraction for embedded targets☆12Nov 18, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆29May 20, 2026Updated 4 months ago
- ☆15Jan 11, 2023Updated 3 years ago
- ☆141Aug 14, 2026Updated last month
- ☆24Dec 8, 2021Updated 4 years ago
- Misc utility FPGA cores☆13Mar 21, 2023Updated 3 years ago
- LiteX project for the ButterStick bootloader☆14Mar 13, 2023Updated 3 years ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Processor support packages☆23Feb 2, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Mirror of the Universal Verification Methodology from sourceforge☆37Jan 21, 2015Updated 11 years ago
- ☆25Jul 14, 2025Updated last year
- Igloo2 M2GL025 Creative Development Board☆11Oct 15, 2019Updated 6 years ago
- AHA! Website Source☆20Sep 13, 2026Updated 2 weeks ago
- Awesome projects using the Amaranth HDL☆20Feb 6, 2025Updated last year
- Primitives for GF180MCU provided by GlobalFoundries.☆58Aug 28, 2023Updated 3 years ago
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆19Oct 7, 2025Updated 11 months ago