A simple MOSFET model with only 5-DC-parameters for circuit simulation
☆50Sep 8, 2025Updated 6 months ago
Alternatives and similar repositories for MOSFET_model
Users that are interested in MOSFET_model are comparing it to the libraries listed below
Sorting:
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 2 months ago
- Tapeouts done using OpenFASOC☆16Nov 3, 2025Updated 4 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆688Mar 12, 2026Updated last week
- Circuit Automatic Characterization Engine☆53Feb 7, 2025Updated last year
- Parasitic Extraction for KLayout☆39Mar 2, 2026Updated 2 weeks ago
- An innovative Verilog-A compiler - reloaded☆41Feb 26, 2026Updated 3 weeks ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆26Jan 14, 2026Updated 2 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆323Oct 22, 2025Updated 4 months ago
- ☆59Mar 31, 2025Updated 11 months ago
- Open-source PDK version manager☆42Nov 25, 2025Updated 3 months ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆13Jan 7, 2024Updated 2 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆78Mar 28, 2025Updated 11 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆30Jul 30, 2022Updated 3 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆40Apr 2, 2020Updated 5 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆448Mar 12, 2026Updated last week
- ☆59Jul 11, 2025Updated 8 months ago
- An innovative Verilog-A compiler☆182Aug 20, 2024Updated last year
- Primitives for GF180MCU provided by GlobalFoundries.☆56Aug 28, 2023Updated 2 years ago
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- ☆87Jan 15, 2025Updated last year
- Coriolis VLSI EDA Tool (LIP6)☆81Jan 25, 2026Updated last month
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated last month
- PLL Designs on Skywater 130nm MPW☆24Dec 3, 2023Updated 2 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆52Mar 13, 2025Updated last year
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- Reinforcement learning assisted analog layout design flow.☆34Jul 29, 2024Updated last year
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆15Sep 12, 2023Updated 2 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆800Updated this week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆473May 31, 2023Updated 2 years ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- ASTRAN - Automatic Synthesis of Transistor Networks☆66Apr 4, 2022Updated 3 years ago
- SAR ADC on tiny tapeout☆48Jan 29, 2025Updated last year
- Verilog-A simulation models☆93Feb 24, 2026Updated 3 weeks ago
- Primitives for SKY130 provided by SkyWater.☆37Mar 9, 2024Updated 2 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆40Jun 10, 2021Updated 4 years ago
- Hardware Description Library☆90Feb 17, 2026Updated last month
- A Fully Open-Source Verilog-to-PCB Flow☆26Jul 7, 2024Updated last year
- 9-bit SAR in skywater 130 nm☆17Jan 15, 2025Updated last year