lf-lang / reactor-c

Related projects ⓘ

Alternatives and complementary repositories for reactor-c

• lf-lang / lingua-franca
  Intuitive concurrent programming in any language
  ☆240Updated this week
• GregAC / rrs
  Rust RISC-V Simulator
  ☆25Updated 6 months ago
• lf-lang / playground-lingua-franca
  Try Lingua Franca now!
  ☆16Updated 3 weeks ago
• bmw-software-engineering / trlc
  Treat Requirements Like Code
  ☆58Updated last week
• au-ts / sddf
  A collection of interfaces, libraries and tools for writing device drivers for seL4 that allow accessing devices securely and with low ov…
  ☆23Updated this week
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆30Updated last year
• balanx / fizzim2
  FSM (Finite State Machine) tools for Verilog HDL.
  ☆12Updated last year
• mbeddr / mbeddr.formal
  FASTEN: FormAl SpecificaTion ENvironment - a set of DSLs to experiment with rigorous systems and safety engineering.
  ☆23Updated this week
• timed-c / ktc
  KTH's Timed C compiler
  ☆19Updated 2 years ago
• NyanCAD / Mosaic
  A modern schematic entry and simulation program
  ☆68Updated 11 months ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆33Updated 4 years ago
• sifive / wake
  The SiFive wake build tool
  ☆86Updated last week
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆22Updated last week
• tacle / tacle-bench
  TACLe Benchmarks
  ☆41Updated 2 weeks ago
• westerndigitalcorporation / riscv-fw-infrastructure
  Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...
  ☆52Updated 3 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆55Updated last week
• seL4 / microkit
  Microkit - A simple operating system framework for the seL4 microkernel
  ☆87Updated 3 weeks ago
• pretis / flexpret
  A time-predictable processor for mixed-criticality systems
  ☆57Updated 2 weeks ago
• opencomputeproject / ODSA-CDXML
  TBD
  ☆11Updated 7 months ago
• zeroasiccorp / ebrick-demo
  Demo: how to create a custom EBRICK
  ☆16Updated this week
• bespoke-silicon-group / bsg_replicant
  BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade
  ☆26Updated this week
• RIT-EVT / EVT-core
  Repository for the shared functionality on EVT hardware.
  ☆13Updated this week
• phthinh / soric_project
  Source-Opened RISCV for Crypto
  ☆14Updated 2 years ago
• machdyne / kakao
  Kakao Linux
  ☆31Updated this week
• fprime-community / fprime-tutorial-math-component
  The F´ MathComponent Tutorial
  ☆12Updated 2 weeks ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆42Updated last month
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆130Updated last year
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆66Updated this week
• Lichtso / riscv-llvm-templates
  Code templates to get started experimenting with the RISC-V LLVM toolchain
  ☆13Updated 5 years ago
• B-Lang-org / Documentation
  Main page
  ☆30Updated 4 years ago