lf-lang / playground-lingua-franca

Related projects ⓘ

Alternatives and complementary repositories for playground-lingua-franca

• lf-lang / lingua-franca
  Intuitive concurrent programming in any language
  ☆238Updated this week
• drichmond / HOPS
  Synthesizable Higher-Order Functions (Patterns) for C++
  ☆16Updated 6 years ago
• BerkeleyHCI / PolymorphicBlocks
  A work-in-progress board-level hardware description language (HDL) providing design automation through generators and block polymorphism.
  ☆72Updated 2 weeks ago
• polarfire-soc / polarfire-soc-bare-metal-examples
  Bare metal example software projects for PolarFire SoC
  ☆27Updated 5 months ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆65Updated this week
• wavedrom / doppler
  Doppler effect on WaveForms
  ☆15Updated 6 months ago
• wyvernSemi / vproc
  Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
  ☆47Updated last week
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆70Updated 5 years ago
• Schweitzer-Engineering-Laboratories / fixedpoint
  Fixed point arithmetic python package
  ☆36Updated 10 months ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆140Updated this week
• os-chip-design / os-chip-design
  ☆20Updated 2 years ago
• hVHDL / hVHDL_fixed_point
  VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …
  ☆22Updated 3 months ago
• lf-lang / reactor-c
  A reactor runtime written in C
  ☆11Updated this week
• IDA-TUBS / pycpa
  Compositional Performance Analysis in Python
  ☆17Updated 3 years ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆109Updated this week
• SiLab-Bonn / basil
  A data acquisition framework in Python and Verilog.
  ☆40Updated this week
• vmunoz82 / eda_tools
  A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …
  ☆41Updated last year
• antmicro / renode
  Renode - virtual development tool for multinode embedded networks
  ☆29Updated this week
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆262Updated 3 weeks ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆54Updated last year
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆72Updated 2 months ago
• Xilinx / KRS
  The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the deve…
  ☆50Updated 10 months ago
• Xilinx / PYNQ-ZU
  PYNQ-ZU, XUP UltraScale+ MPSoC academic board
  ☆17Updated 2 months ago
• antmicro / kenning
  ☆56Updated 3 weeks ago
• Nic30 / hdlConvertorAst
  Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
  ☆31Updated 2 weeks ago
• hVHDL / hVHDL_example_project
  An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…
  ☆24Updated 4 months ago
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆50Updated this week
• slaclab / ruckus
  Vivado build system
  ☆70Updated last month
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆56Updated 8 years ago
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆81Updated 3 months ago