Alternatives and similar repositories for playground-lingua-franca

Users that are interested in playground-lingua-franca are comparing it to the libraries listed below

• lf-lang / reactor-c
  A reactor runtime written in C
  ☆19Updated last week
• machineware-gmbh / viper
  An Eclipse 4 RCP based GUI to interact with SystemC simulators
  ☆11Updated last week
• xronos-inc / xronos
  Xronos revolutionizes robotics software — enabling reproducible behavior, timing control, and rapid root cause analysis through built-in …
  ☆15Updated last month
• openhwgroup / tristan-isolde-unified-access-page
  Unified Access Page for the TRISTAN project
  ☆19Updated this week
• Xilinx / KRS
  The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the deve…
  ☆56Updated 9 months ago
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆294Updated 2 weeks ago
• Xilinx / Vitis_Model_Composer
  Vitis Model Composer Examples and Tutorials
  ☆106Updated last week
• Blebowski / CTU-CAN-FD
  This is a mirror repository for official CTU CAN FD repository:
  ☆30Updated last week
• hdl / bazel_rules_hdl
  Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…
  ☆138Updated last month
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆277Updated last year
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆230Updated this week
• Digilent / Petalinux-Zybo-Z7-20
  ☆53Updated 2 years ago
• vsdip / vsdfpga_labs
  ☆13Updated 5 months ago
• sharc-lab / RealProbe
  ☆12Updated 5 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆232Updated 2 weeks ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆399Updated this week
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆103Updated 3 months ago
• ros-acceleration / community
  ROS 2 Hardware Acceleration Working Group community governance model & list of projects
  ☆65Updated last year
• sgherbst / svreal
  Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
  ☆47Updated 4 years ago
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆382Updated 2 months ago
• Xilinx / Kria-PYNQ
  PYNQ support and examples for Kria SOMs
  ☆112Updated last year
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆216Updated last week
• OBPMark / OBPMark
  OBPMark (On-Board Processing Benchmarks)
  ☆32Updated 2 years ago
• vectorgrp / bazel-rules
  Vector Bazel Rules and Toolchains
  ☆12Updated this week
• ikwzm / ZynqMP-FPGA-Linux
  FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)
  ☆130Updated last month
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆68Updated 9 months ago
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆292Updated 4 months ago
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆340Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆405Updated 8 months ago
• accellera-official / cci
  SystemC Configuration, Control and Inspection (CCI)
  ☆17Updated this week