Alternatives and similar repositories for playground-lingua-franca:

Users that are interested in playground-lingua-franca are comparing it to the libraries listed below

• lf-lang / lingua-franca
  Intuitive concurrent programming in any language
  ☆255Updated this week
• davidthings / hdelk
  Web-based HDL diagramming tool
  ☆79Updated last year
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆145Updated 3 weeks ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆59Updated last year
• lf-lang / reactor-c
  A reactor runtime written in C
  ☆17Updated this week
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆101Updated 2 months ago
• UCSBarchlab / RaceLogic
  Designs, infrastructure, and experiments around Race Logic
  ☆25Updated 4 years ago
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆21Updated 3 weeks ago
• raczben / fliplot
  HTML & Js based VCD viewer
  ☆60Updated 4 years ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆78Updated 4 months ago
• kevinpt / symbolator
  HDL symbol generator
  ☆189Updated 2 years ago
• Nic30 / d3-hwschematic
  D3.js and ELK based schematic visualizer
  ☆101Updated last year
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆57Updated 3 months ago
• pulp-platform / gvsoc
  Pulp virtual platform
  ☆23Updated 2 years ago
• BerkeleyHCI / PolymorphicBlocks
  A work-in-progress board-level hardware description language (HDL) providing design automation through generators and block polymorphism.
  ☆80Updated this week
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆78Updated 2 weeks ago
• JdeRobot / neuralFPGA
  ☆17Updated 8 months ago
• drichmond / HOPS
  Synthesizable Higher-Order Functions (Patterns) for C++
  ☆17Updated 6 years ago
• ArcSpecter / rapidvpi
  Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface
  ☆11Updated 2 weeks ago
• polarfire-soc / polarfire-soc-bare-metal-examples
  Bare metal example software projects for PolarFire SoC
  ☆34Updated last month
• GregAC / rrs
  Rust RISC-V Simulator
  ☆32Updated 11 months ago
• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆22Updated last year
• phanrahan / mantle
  mantle library
  ☆44Updated 2 years ago
• artecs-group / PERCIVAL
  Open-Source Posit RISC-V Core with Quire Capability
  ☆56Updated 2 months ago
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆115Updated last year
• phanrahan / magma
  magma circuits
  ☆259Updated 6 months ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆135Updated 2 weeks ago
• mineda-support / ICPS2023_5
  ☆51Updated 2 months ago
• CedarEDA / CedarSim.jl
  Analog Circuit Simulator
  ☆17Updated 7 months ago
• opencomputeproject / ODSA-CDXML
  TBD
  ☆12Updated 2 months ago