Alternatives and similar repositories for playground-lingua-franca

Users that are interested in playground-lingua-franca are comparing it to the libraries listed below

• lf-lang / lingua-franca
  Intuitive concurrent programming in any language
  ☆274Updated this week
• xronos-inc / xronos
  Xronos revolutionizes robotics software — enabling reproducible behavior, timing control, and rapid root cause analysis through built-in …
  ☆15Updated 2 weeks ago
• openhwgroup / tristan-isolde-unified-access-page
  Unified Access Page for the TRISTAN project
  ☆19Updated this week
• machineware-gmbh / viper
  An Eclipse 4 RCP based GUI to interact with SystemC simulators
  ☆10Updated 2 weeks ago
• lf-lang / reactor-c
  A reactor runtime written in C
  ☆19Updated this week
• Xilinx / KRS
  The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the deve…
  ☆56Updated 9 months ago
• ArcSpecter / rapidvpi
  Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface
  ☆17Updated last month
• Xilinx / meta-xilinx
  Collection of Yocto Project layers to enable AMD Xilinx products
  ☆167Updated 2 weeks ago
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆107Updated 2 weeks ago
• accellera-official / cci
  SystemC Configuration, Control and Inspection (CCI)
  ☆17Updated this week
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆69Updated 10 months ago
• vherdt / riscv-vp
  RISC-V Virtual Prototype
  ☆44Updated 4 years ago
• TripRichert / viv-prj-gen
  tcl scripts used to build or generate vivado projects automatically
  ☆33Updated 2 years ago
• Fraunhofer-IMS / airisc_core_complex
  Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.
  ☆96Updated 3 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆232Updated last month
• tukl-msd / gem5.bare-metal
  This shows a simple ARM bare-metal software implementation for gem5
  ☆18Updated 4 years ago
• accellera-official / systemc-common-practices
  SystemC Common Practices (SCP)
  ☆31Updated 10 months ago
• ros-acceleration / community
  ROS 2 Hardware Acceleration Working Group community governance model & list of projects
  ☆65Updated last year
• sharc-lab / RealProbe
  ☆12Updated 5 months ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆78Updated this week
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆47Updated last year
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆153Updated last week
• kevinpt / symbolator
  HDL symbol generator
  ☆194Updated 2 years ago
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆301Updated this week
• Xilinx / meta-xilinx-tools
  Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.
  ☆66Updated last month
• agra-uni-bremen / crave
  Constrained random stimuli generation for C++ and SystemC
  ☆53Updated last year
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆121Updated 3 months ago
• Risto97 / PeakRDL-halcpp
  C++ 17 Hardware abstraction layer generator from systemrdl
  ☆13Updated 3 weeks ago
• stnolting / neorv32-setups
  📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
  ☆83Updated last week
• PyFPGA / pyfpga
  A Python package to use FPGA development tools programmatically.
  ☆139Updated 6 months ago