Alternatives and similar repositories for playground-lingua-franca

Users that are interested in playground-lingua-franca are comparing it to the libraries listed below

• lf-lang / lingua-franca
  Intuitive concurrent programming in any language
  ☆280Updated this week
• openhwgroup / tristan-isolde-unified-access-page
  Unified Access Page for the TRISTAN project
  ☆19Updated last week
• lf-lang / reactor-c
  A reactor runtime written in C
  ☆20Updated last week
• tukl-msd / gem5.bare-metal
  This shows a simple ARM bare-metal software implementation for gem5
  ☆18Updated 4 years ago
• machineware-gmbh / viper
  An Eclipse 4 RCP based GUI to interact with SystemC simulators
  ☆15Updated 2 months ago
• gem5-hpca-2023 / gem5-tutorial-codespace
  ☆22Updated 2 years ago
• accellera-official / systemc-common-practices
  SystemC Common Practices (SCP)
  ☆33Updated 11 months ago
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆124Updated this week
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆303Updated last week
• antmicro / kenning
  ☆83Updated last month
• tud-ccc / RTSim
  ☆14Updated 9 months ago
• supranational / vdf-fpga
  Implementation of an RSA VDF evaluator targeting FPGAs.
  ☆49Updated 6 years ago
• antmicro / coverview
  Coverview
  ☆18Updated this week
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆46Updated 2 weeks ago
• OBPMark / OBPMark
  OBPMark (On-Board Processing Benchmarks)
  ☆32Updated 2 years ago
• vherdt / riscv-vp
  RISC-V Virtual Prototype
  ☆44Updated 4 years ago
• quic / qbox
  Qbox
  ☆70Updated this week
• sharc-lab / RealProbe
  ☆12Updated 7 months ago
• Xilinx / Vitis_Model_Composer
  Vitis Model Composer Examples and Tutorials
  ☆108Updated last week
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆391Updated last month
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆124Updated 4 months ago
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆69Updated last week
• accellera-official / cci
  SystemC Configuration, Control and Inspection (CCI)
  ☆19Updated last week
• peaclab / PACT
  PACT: A Parallel Compact Thermal Simulator
  ☆62Updated 2 months ago
• tum-ei-eda / etiss
  Extendable Translating Instruction Set Simulator
  ☆39Updated last week
• sheldonucr / commercial_thermal_map_dataset
  ☆35Updated 9 months ago
• ArcSpecter / rapidvpi
  Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface
  ☆17Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆413Updated 10 months ago
• esl-epfl / x-heep
  eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V
  ☆220Updated this week
• adsc-hls / fcuda
  The FCUDA CUDA-to-RTL compiler
  ☆20Updated 9 years ago