Alternatives and similar repositories for playground-lingua-franca

Users that are interested in playground-lingua-franca are comparing it to the libraries listed below

• xronos-inc / xronos
  Reactors for scientific computing, machine learning, robotics, mechatronics and automation.
  ☆12Updated 3 weeks ago
• lf-lang / lingua-franca
  Intuitive concurrent programming in any language
  ☆260Updated last week
• lf-lang / reactor-c
  A reactor runtime written in C
  ☆18Updated this week
• BerkeleyHCI / PolymorphicBlocks
  A work-in-progress board-level hardware description language (HDL) providing design automation through generators and block polymorphism.
  ☆81Updated last week
• IDA-TUBS / pycpa
  Compositional Performance Analysis in Python
  ☆18Updated 4 years ago
• timed-c / ktc
  KTH's Timed C compiler
  ☆19Updated 3 years ago
• machineware-gmbh / viper
  An Eclipse 4 RCP based GUI to interact with SystemC simulators
  ☆7Updated last week
• pulp-platform / gvsoc
  Pulp virtual platform
  ☆23Updated 2 years ago
• GaloisInc / HARDENS
  Repository for the HARDENS project
  ☆24Updated 5 months ago
• accellera-official / cci
  SystemC Configuration, Control and Inspection (CCI)
  ☆17Updated last week
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆60Updated last year
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆101Updated 4 months ago
• openhwgroup / tristan-isolde-unified-access-page
  Unified Access Page for the TRISTAN project
  ☆16Updated this week
• ArcSpecter / rapidvpi
  Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface
  ☆11Updated last month
• gvsoc / gvsoc
  ☆19Updated this week
• Xilinx / KRS
  The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the deve…
  ☆55Updated 5 months ago
• Dinistro / circt-stream
  A stream to RTL compiler based on MLIR and CIRCT
  ☆15Updated 2 years ago
• chipsalliance / verible-linter-action
  Automatic SystemVerilog linting in github actions with the help of Verible
  ☆34Updated 7 months ago
• PySpice-org / kicad-rw
  Python library to read/write KiCad Sexpr file format
  ☆8Updated 2 years ago
• DFiantHDL / DFHDL
  DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
  ☆85Updated 3 weeks ago
• antmicro / kenning
  ☆67Updated last week
• fprime-community / fprime-tutorial-math-component
  The F´ MathComponent Tutorial
  ☆13Updated last week
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆223Updated this week
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆41Updated this week
• sheldonucr / commercial_thermal_map_dataset
  ☆30Updated 3 months ago
• google / bigspicy
  ☆41Updated 2 years ago
• antmicro / kenning-pipeline-manager
  ☆21Updated last week
• os-chip-design / os-chip-design
  ☆21Updated 2 years ago
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆103Updated this week
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆43Updated 7 months ago