lf-lang / playground-lingua-franca
Try Lingua Franca now!
☆16Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for playground-lingua-franca
- Intuitive concurrent programming in any language☆240Updated this week
- Universal Memory Interface (UMI)☆142Updated last week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆95Updated this week
- Official development repository of the RocketLogger project.☆14Updated 2 months ago
- Language server based on ghdl☆91Updated 11 months ago
- Communication framework for RTL simulation and emulation.☆264Updated this week
- Sphinx Extension which generates various types of diagrams from Verilog code.☆55Updated last year
- Bare metal example software projects for PolarFire SoC☆27Updated 5 months ago
- A browser-based SPICE circuit simulator☆106Updated this week
- Vivado build system☆71Updated this week
- HDL symbol generator☆185Updated last year
- This repository is a subset of UVVM with Utility library and BFMs, and is intended as a UVVM starting platform for thos who only need the…☆20Updated 3 months ago
- An opinionated build environment for EDA projects☆15Updated this week
- Hardware Description Library☆69Updated 2 months ago
- ☆38Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆89Updated 4 months ago
- Web-based HDL diagramming tool☆73Updated last year
- Analog Circuit Simulator☆13Updated 2 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆47Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆267Updated 7 months ago
- ☆12Updated 4 months ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆41Updated last year
- HTML & Js based VCD viewer☆59Updated 3 years ago
- Tools for working with circuits as graphs in python☆110Updated last year
- A python library for fractional fixed-point (base 2) arithmetic and binary manipulation with Numpy compatibility.☆183Updated 9 months ago
- Determines the modules declared and instantiated in a SystemVerilog file☆42Updated last month
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆70Updated 5 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆73Updated 3 months ago
- Dockerfile to build docker images with Petalinux (Tested on version 2018.3~2021.1)☆114Updated 2 years ago
- magma circuits☆253Updated last month