FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits
☆14Aug 5, 2025Updated last year
Alternatives and similar repositories for fastpoly
Users that are interested in fastpoly are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- A Lean-embedded framework to verify Verilog modules☆16Oct 6, 2026Updated 3 weeks ago
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 4 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- ☆10Sep 29, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 9 months ago
- Safe high-level bindings for the Boolector SMT solver☆14Apr 5, 2022Updated 4 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- ☆14Jan 3, 2018Updated 8 years ago
- ☆17Jul 6, 2026Updated 3 months ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- A standalone structural (gate-level) verilog parser☆43Oct 12, 2026Updated 2 weeks ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆32Jun 23, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆16Jul 3, 2023Updated 3 years ago
- ☆32Nov 2, 2025Updated 11 months ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆17Apr 12, 2023Updated 3 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆32Dec 23, 2025Updated 10 months ago
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 5 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 3 years ago
- ☆20Oct 2, 2026Updated 3 weeks ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 21st century electronic design automation tools, written in Rust.☆37Oct 13, 2026Updated 2 weeks ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- ☆11Feb 14, 2020Updated 6 years ago
- Egraphs Modulo Theories☆20Jun 10, 2025Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆117Updated this week
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆21Nov 20, 2025Updated 11 months ago
- EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning (TACAS 2026)☆10Oct 9, 2025Updated last year
- FPGA synthesis tool powered by equality saturation and program synthesis.☆15Jan 9, 2026Updated 9 months ago
- Very tiny embeddable Tcl-like language in safe Rust☆12Feb 13, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13May 7, 2026Updated 5 months ago
- AI-Assisted Verification of Data Structures☆25May 27, 2026Updated 5 months ago
- ☆12Updated this week
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Zhuofan Lin and Shiju Lin, "GPU-Accelerated Efficient Transduction for Logic Optimization", Design, Automation & Test in Europe Conferenc…☆14Sep 19, 2026Updated last month
- RTLMeter benchmark suite☆34Oct 19, 2026Updated last week
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 9 months ago