CIRCT and Yosys interoperability, demonstrated with CHISEL
☆18Feb 3, 2026Updated 8 months ago
Alternatives and similar repositories for chosys
Users that are interested in chosys are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Oct 23, 2026Updated last week
- ☆10Oct 15, 2021Updated 5 years ago
- Nix flake for more up-to-date versions of EDA tools☆34Updated this week
- ☆28Dec 4, 2025Updated 10 months ago
- RTLMeter benchmark suite☆34Oct 19, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 4 months ago
- Equivalence checking with Yosys☆66Oct 20, 2026Updated last week
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆76Sep 22, 2026Updated last month
- ☆20Aug 20, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog design elaborator into word-level netlist form☆253Oct 20, 2026Updated last week
- An experimental hardware compiler☆14Aug 21, 2026Updated 2 months ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- Connecting bv_decide to SMTLIB.☆19Oct 19, 2026Updated last week
- High level synthesis language for hardware design☆106Updated this week
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- ☆18Jul 12, 2024Updated 2 years ago
- 🔁 elastic circuit toolchain☆33Jul 20, 2026Updated 3 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆64Oct 27, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆101Oct 13, 2026Updated 2 weeks ago
- ☆38Oct 4, 2026Updated 3 weeks ago
- ☆14Mar 21, 2022Updated 4 years ago
- Extended and external tests for Verilator testing☆19Oct 16, 2026Updated last week
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆32Nov 2, 2025Updated 11 months ago
- Test dashboard for verification features in Verilator☆35Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆126Apr 1, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Egraphs Modulo Theories☆20Jun 10, 2025Updated last year
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- 21st century electronic design automation tools, written in Rust.☆37Oct 13, 2026Updated 2 weeks ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆173Sep 17, 2026Updated last month