CIRCT and Yosys interoperability, demonstrated with CHISEL
☆17Feb 3, 2026Updated 5 months ago
Alternatives and similar repositories for chosys
Users that are interested in chosys are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Nix flake for more up-to-date versions of EDA tools☆29Updated this week
- ☆27Dec 4, 2025Updated 7 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 2 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- ☆19Aug 20, 2025Updated 11 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last week
- Connecting bv_decide to SMTLIB.☆15Updated this week
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆24Jun 29, 2026Updated 3 weeks ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆61Oct 27, 2024Updated last year
- SystemVerilog design elaborator into word-level netlist form☆238Updated this week
- Equivalence checking with Yosys☆59Updated this week
- ☆18Jul 12, 2024Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆14Mar 21, 2022Updated 4 years ago
- Extended and external tests for Verilator testing☆19Jul 6, 2026Updated 2 weeks ago
- Rust bindings for CIRCT☆17Apr 20, 2024Updated 2 years ago
- 🔁 elastic circuit toolchain☆33Updated this week
- ☆33Nov 2, 2025Updated 8 months ago
- Yosys RTLIL dialect for MLIR☆23Jun 12, 2025Updated last year
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- High level synthesis language for hardware design☆100Jun 10, 2026Updated last month
- Formal verification tools for Chisel and RISC-V☆14Mar 29, 2026Updated 3 months ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- RTLMeter benchmark suite☆31Jul 10, 2026Updated last week
- Coverview☆31Jun 3, 2026Updated last month
- work in progress, playing around with btor2 in rust☆15Updated this week
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- high-performance RTL simulator☆195Updated this week
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- A Single-path Delay Feedback FFT Generator☆15Mar 20, 2024Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆122Apr 1, 2024Updated 2 years ago
- ☆29Jun 17, 2026Updated last month
- ☆16Aug 26, 2025Updated 10 months ago