A novel Design-for-Test flow using LibreLane
☆45May 9, 2026Updated 3 months ago
Alternatives and similar repositories for difetto
Users that are interested in difetto are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆19Updated this week
- ☆37Jul 23, 2026Updated 2 weeks ago
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated last month
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆23Jun 19, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 4 months ago
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 6 months ago
- Open-source PDK version manager☆57Jul 9, 2026Updated last month
- ASIC implementation flow infrastructure, successor to OpenLane☆505Updated this week
- HeiChips 2025 LibreLane Workshop☆16Aug 25, 2025Updated 11 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆29Jan 6, 2026Updated 7 months ago
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 6 months ago
- SystemVerilog file list pruner☆18Aug 2, 2026Updated last week
- GF180 ASIC tapeout of a 2x2 MAC with DFT infrastructure☆70Aug 1, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Blender GDSII Importer with PDK Support☆139Jul 16, 2026Updated 3 weeks ago
- Digital Design Equivalence Checking☆92Updated this week
- ☆65Mar 31, 2025Updated last year
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated last month
- GUI for gds2palace RFIC FEM simulation worklow☆31Mar 15, 2026Updated 4 months ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- ☆37Updated this week
- Characterizer☆39Jun 26, 2026Updated last month
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- Custom IC Design Platform☆113Updated this week
- SystemVerilog design elaborator into word-level netlist form☆246Updated this week
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆30Jul 31, 2026Updated last week
- A Fully Open-Source Verilog-to-PCB Flow☆26Jul 7, 2024Updated 2 years ago
- Coriolis VLSI EDA Tool (LIP6)☆91Updated this week
- ☆124Jul 31, 2026Updated last week
- ☆152Jun 16, 2026Updated last month
- Parasitic Extraction for KLayout☆45Aug 1, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RTLMeter benchmark suite☆31Jul 21, 2026Updated 2 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆366Dec 2, 2025Updated 8 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆24Jul 30, 2026Updated last week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆282Updated this week
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆74May 13, 2026Updated 2 months ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 6 months ago