A novel Design-for-Test flow using LibreLane
☆50May 9, 2026Updated 5 months ago
Alternatives and similar repositories for difetto
Users that are interested in difetto are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Sep 21, 2026Updated 2 weeks ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆27Aug 12, 2026Updated last month
- ☆40Sep 10, 2026Updated last month
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 3 months ago
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆24Jun 19, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 6 months ago
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 8 months ago
- Open-source PDK version manager☆67Updated this week
- ASIC implementation flow infrastructure, successor to OpenLane☆578Updated this week
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆31Sep 30, 2026Updated last week
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 8 months ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 3 weeks ago
- GF180 ASIC tapeout of a 2x2 MAC with DFT infrastructure☆74Aug 12, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Blender GDSII Importer with PDK Support☆140Sep 29, 2026Updated last week
- Digital Design Equivalence Checking☆110Updated this week
- ☆68Mar 31, 2025Updated last year
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆110Aug 31, 2026Updated last month
- GUI for gds2palace RFIC FEM simulation worklow☆34Updated this week
- Characterizer☆39Aug 26, 2026Updated last month
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆75Sep 22, 2026Updated 2 weeks ago
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Custom IC Design Platform☆124Updated this week
- SystemVerilog design elaborator into word-level netlist form☆251Updated this week
- ☆48Updated this week
- A Fully Open-Source Verilog-to-PCB Flow☆26Jul 7, 2024Updated 2 years ago
- Coriolis VLSI EDA Tool (LIP6)☆93Updated this week
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆34Updated this week
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 7 months ago
- ☆131Updated this week
- Parasitic Extraction for KLayout☆47Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RTLMeter benchmark suite☆33Updated this week
- ☆168Aug 19, 2026Updated last month
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆377Dec 2, 2025Updated 10 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 5 years ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆304Updated this week
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆75Sep 12, 2026Updated 3 weeks ago
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆28Jul 30, 2026Updated 2 months ago