Alternatives and similar repositories for bfat

Users that are interested in bfat are comparing it to the libraries listed below

• mattvenn / instrumented_adder
  Instrumenting adders to measure speed
  ☆13Updated 3 years ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆50Updated 3 months ago
• chipsalliance / fpga-interchange-schema
  ☆56Updated 3 years ago
• semify-eda / fstdumper
  Verilog VPI module to dump FST (Fast Signal Trace) databases
  ☆16Updated last year
• AsFigo / svck
  ☆14Updated last month
• FPGA-Research / byteman
  Bitstream relocation and manipulation tool.
  ☆47Updated 2 years ago
• antmicro / verilator-dynamic-scheduler-examples
  ☆23Updated 2 months ago
• efabless / sky130_sram_macros_old
  ☆37Updated 3 years ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆53Updated last week
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆19Updated 3 years ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• YosysHQ / padring
  A padring generator for ASICs
  ☆25Updated 2 years ago
• growly / bfg
  An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics
  ☆11Updated this week
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆46Updated 9 months ago
• laurentc2 / ASAP7_for_KLayout
  KLayout technology files for ASAP7 FinFET educational process
  ☆21Updated 2 years ago
• chipsalliance / f4pga-sdf-timing
  Python library for working Standard Delay Format (SDF) Timing Annotation files.
  ☆30Updated last year
• fossi-foundation / wishbone
  Specification of the Wishbone SoC Interconnect Architecture
  ☆45Updated 3 years ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆68Updated this week
• tmeissner / formal_hw_verification
  Trying to verify Verilog/VHDL designs with formal methods and tools
  ☆42Updated last year
• pulp-platform / svase
  ☆32Updated 6 months ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆47Updated 6 months ago
• snishizawa / libretto
  Characterizer
  ☆28Updated 2 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆59Updated 9 months ago
• b224hisl / rioschip
  ☆33Updated 2 years ago
• pulp-platform / cheshire-ihp130-o
  ☆47Updated 3 months ago
• bluecheetah / bag
  BAG framework
  ☆41Updated 11 months ago
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆39Updated this week
• umarcor / osvb
  Open Source Verification Bundle for VHDL and System Verilog
  ☆45Updated last year
• AL-255 / Project-Yatsuhashi-Chip1
  ☆39Updated 2 years ago
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆35Updated this week