Alternatives and similar repositories for bfat

Users that are interested in bfat are comparing it to the libraries listed below

• AsFigo / svck

  View on GitHub
  ☆14May 24, 2025Updated 8 months ago
• epfl-vlsc / bitfiltrator

  View on GitHub
  Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats
  ☆49Apr 8, 2023Updated 2 years ago
• growly / bfg

  View on GitHub
  An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics
  ☆14Updated this week
• drom / icedrom

  View on GitHub
  FPGA config visualized. demo:
  ☆20Mar 17, 2020Updated 5 years ago
• mortbopet / NetCracker

  View on GitHub
  NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…
  ☆17Dec 4, 2020Updated 5 years ago
• chili-chips-ba / openCologne-PCIE

  View on GitHub
  The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…
  ☆57Updated this week
• laurentc2 / ASAP7_for_KLayout

  View on GitHub
  KLayout technology files for ASAP7 FinFET educational process
  ☆24Feb 5, 2023Updated 3 years ago
• aesc-silicon / i2c-gpio-expander

  View on GitHub
  End-to-End Open-Source I2C GPIO Expander
  ☆35Updated this week
• supranational / hardware

  View on GitHub
  Low level arithmetic primitives in RTL
  ☆23Apr 3, 2020Updated 5 years ago
• EliasVansteenkiste / FPGA-CAD-Framework

  View on GitHub
  A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.
  ☆25Dec 17, 2019Updated 6 years ago
• alexforencich / corundum

  View on GitHub
  Open source FPGA-based NIC and platform for in-network compute
  ☆67Aug 21, 2025Updated 5 months ago
• FPGA-Research / FABulous

  View on GitHub
  Fabric generator and CAD tools.
  ☆217Updated this week
• adbrant / zuma-fpga

  View on GitHub
  Fine Grain FPGA Overlay Architecture and Tools
  ☆27Nov 5, 2021Updated 4 years ago
• chipsalliance / tilelink

  View on GitHub
  ☆38Dec 8, 2024Updated last year
• f4pga / prjuray

  View on GitHub
  Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.
  ☆82Feb 9, 2022Updated 4 years ago
• shenki / exar-uart-driver

  View on GitHub
  Linux kernel driver for the Exar xr21v141x "vizzini" UART
  ☆10Jul 2, 2015Updated 10 years ago
• RIOSLaboratory / OpenXRAM

  View on GitHub
  sram/rram/mram.. compiler
  ☆46Sep 11, 2023Updated 2 years ago
• dbhi / vboard

  View on GitHub
  Virtual development board for HDL design
  ☆42Mar 31, 2023Updated 2 years ago
• ChrisBeaumont / oni

  View on GitHub
  Balance Calculator for Oxygen Not Included
  ☆11Jan 4, 2022Updated 4 years ago
• oetr / giant

  View on GitHub
  GIAnT, the Generic Implementation ANalysis Toolkit
  ☆11Jul 4, 2018Updated 7 years ago
• a2k-hanlon / linter-veriloghdl

  View on GitHub
  Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.
  ☆10Jul 12, 2023Updated 2 years ago
• rafael-santiago / linux-crypto-api-aes-gcm-min-sample

  View on GitHub
  A straightforward (complete) sample of how to implement AES-GCM by using Linux crypto API at kernel side
  ☆11Oct 6, 2022Updated 3 years ago
• mattbirman / Network-on-Chip-in-VHDL

  View on GitHub
  ☆20May 8, 2012Updated 13 years ago
• spr02 / DDS

  View on GitHub
  A DDS core written in VHDL.
  ☆11Jan 5, 2019Updated 7 years ago
• AL-255 / Project-Yatsuhashi-Chip1

  View on GitHub
  ☆38Dec 29, 2022Updated 3 years ago
• verilog-to-routing / libsdcparse

  View on GitHub
  ☆12Feb 6, 2026Updated last week
• Silimate / prunefl

  View on GitHub
  SystemVerilog file list pruner
  ☆16Updated this week
• sporksmith / objgraph

  View on GitHub
  ☆13Aug 29, 2022Updated 3 years ago
• thoste / FPGA-video-scaler

  View on GitHub
  FPGA video scaler running on Intel Arria 10
  ☆12May 28, 2019Updated 6 years ago
• lip6 / alliance

  View on GitHub
  Alliance VLSI CAD Tools (LIP6)
  ☆18Dec 11, 2025Updated 2 months ago
• UGent-HES / tlut_flow

  View on GitHub
  TLUT tool flow for parameterised configurations for FPGAs
  ☆16Aug 5, 2024Updated last year
• flavio / krew-wasm

  View on GitHub
  krew-wasm offers a way to write and distribute kubectl plugins based on WebAssembly
  ☆14Apr 15, 2024Updated last year
• xobs / spibone

  View on GitHub
  Wishbone bridge over SPI
  ☆11Nov 13, 2019Updated 6 years ago
• Obijuan / iceFactory

  View on GitHub
  A Javascript library for generating blocks for the ICEstudio FPGA development environment
  ☆10Jul 31, 2018Updated 7 years ago
• negge / riscv-vm

  View on GitHub
  ☆12Nov 4, 2023Updated 2 years ago
• utisam / blif

  View on GitHub
  A library to parse BLIF (Berkeley Logic Interchange Format) files.
  ☆10Mar 11, 2015Updated 10 years ago
• felixheld / photonSDI

  View on GitHub
  photonSDI - an open source SDI core
  ☆10May 26, 2021Updated 4 years ago
• mcci-catena / catena-riscv32-fpga

  View on GitHub
  RISC-V 32-bit core for MCCI Catena 4710
  ☆10Jul 31, 2019Updated 6 years ago
• sifferman / sky130_schematics

  View on GitHub
  Verified visual schematics for all SKY130 Cells
  ☆12Feb 2, 2026Updated last week