A Verilog parser for Haskell.
☆36Jul 6, 2021Updated 4 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆18Apr 6, 2022Updated 4 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- fuse for erlang (rebarified version)☆25Jan 17, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated last year
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- Misc Erlang Tools☆10Dec 12, 2023Updated 2 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Snake game, made with haskell-miso☆13Jan 7, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A DSL for asynchronous circuits specification☆13Oct 1, 2020Updated 5 years ago
- Erlang Distribution through ssh☆12Nov 13, 2015Updated 10 years ago
- Sample code to build a C library from a Haskell module, then call it from C☆16Jun 22, 2017Updated 8 years ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 11 months ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Proof that Haskell can look and act like an imperative language.☆74Jun 7, 2012Updated 13 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆36Aug 23, 2022Updated 3 years ago
- Compile time CAS(Computer Algebra System) for Haskell☆18Dec 16, 2025Updated 4 months ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 6 years ago
- Project Z, an initiative to build a Haskell engineering eco-system.☆25Oct 28, 2024Updated last year
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 5 months ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 5 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated 8 months ago
- Pulsar asynchronous synthesis framework☆13Apr 2, 2021Updated 5 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago