tomahawkins / verilog
A Verilog parser for Haskell.
☆34Updated 3 years ago
Alternatives and similar repositories for verilog:
Users that are interested in verilog are comparing it to the libraries listed below
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated 3 weeks ago
- An executable specification of the RISCV ISA in L3.☆41Updated 6 years ago
- Kansas Lava☆46Updated 5 years ago
- chipy hdl☆17Updated 6 years ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- Reticle evaluation (PLDI 2021)☆12Updated 3 years ago
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆13Updated 8 years ago
- Intel 8080 CPU core: software emulator and CLaSH hardware description☆25Updated 2 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- RISC-V BSV Specification☆20Updated 5 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- L3 based MIPS specification and emulator☆15Updated 3 years ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 6 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- A reimplementation of a tiny stack CPU☆82Updated last year
- A bit-serial CPU☆18Updated 5 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Yosys plugin for synthesis of Bluespec code☆15Updated 3 years ago
- Haskell library for hardware description☆102Updated 4 months ago
- Yosys Plugins☆21Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- An FPGA reverse engineering and documentation project☆41Updated this week
- Generate interface between Clash and Verilator☆22Updated 11 months ago
- Libre Silicon Compiler☆23Updated 3 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 7 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 3 years ago