A Verilog parser for Haskell.
☆37Jul 6, 2021Updated 5 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- Cross EDA Abstraction and Automation☆42Nov 17, 2025Updated 8 months ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- ☆19Jul 23, 2017Updated 9 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- A solid modeling language in Haskell.☆28Sep 14, 2012Updated 13 years ago
- fuse for erlang (rebarified version)☆25Jan 17, 2023Updated 3 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Mar 2, 2023Updated 3 years ago
- Some stuff from Robert Harper's lectures at OPLSS, formalized in Agda.☆16Aug 4, 2011Updated 14 years ago
- Quick start for the vagrant box I use for ghcjs / react-haskell / pigment development☆11Jun 26, 2015Updated 11 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Misc Erlang Tools☆10Dec 12, 2023Updated 2 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- Haskell to D3.js binding by deep EDSL approach.☆23Sep 20, 2014Updated 11 years ago
- Snake game, made with haskell-miso☆13Jan 7, 2018Updated 8 years ago
- HTML to Hamlet converter☆17Oct 1, 2019Updated 6 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- The Cambridge Haskell Supercompiler: an extension of "Supercompilation by Evaluation"☆24Mar 30, 2011Updated 15 years ago
- A DSL for asynchronous circuits specification☆13Oct 1, 2020Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- Arline Quantum is an open-source library providing basic functionality for creating and manipulating quantum circuits. It also contains a…☆16Jan 1, 2024Updated 2 years ago
- Voice Recognition using FPGA-Based Neural Networks☆16Jul 6, 2016Updated 10 years ago
- Haskell pattern match analsyis checker☆15Mar 26, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆25Aug 10, 2016Updated 9 years ago
- ☆24Feb 3, 2016Updated 10 years ago
- Symbolic logic expressions☆16Jul 1, 2020Updated 6 years ago
- Implementation of an Artificial Neural Network (ANN) on FPGA using VHDL☆13Jun 22, 2016Updated 10 years ago
- ☆18Jul 9, 2026Updated 2 weeks ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- Sample code to build a C library from a Haskell module, then call it from C☆16Jun 22, 2017Updated 9 years ago