tomahawkins / verilog
A Verilog parser for Haskell.
☆34Updated 3 years ago
Alternatives and similar repositories for verilog:
Users that are interested in verilog are comparing it to the libraries listed below
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated last week
- Kami based processor implementations and specifications☆22Updated 4 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- Kansas Lava☆46Updated 5 years ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- Intel 8080 CPU core: software emulator and CLaSH hardware description☆25Updated 2 years ago
- Reticle evaluation (PLDI 2021)☆12Updated 3 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆23Updated 7 years ago
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆13Updated 8 years ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆52Updated 6 years ago
- RISC-V BSV Specification☆18Updated 5 years ago
- ☆27Updated 3 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- Yosys plugin for synthesis of Bluespec code☆14Updated 3 years ago
- chipy hdl☆17Updated 6 years ago
- 32-bit RISC-V Emulator☆23Updated 5 years ago
- Manythread RISC-V overlay for FPGA clusters☆35Updated 2 years ago
- Galois RISC-V ISA Formal Tools☆55Updated last year
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- Haskell library for hardware description☆101Updated 2 months ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆76Updated 4 years ago
- A bit-serial CPU☆18Updated 5 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 3 years ago
- Open Processor Architecture☆26Updated 8 years ago
- Experiments with Yosys cxxrtl backend☆47Updated 2 weeks ago
- Netlist and Verilog Haskell Package☆18Updated 14 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- The BERI and CHERI processor and hardware platform☆47Updated 7 years ago