A Verilog parser for Haskell.
☆37Jul 6, 2021Updated 5 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Mar 2, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Voice Recognition using FPGA-Based Neural Networks☆16Jul 6, 2016Updated 10 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated last year
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Snake game, made with haskell-miso☆13Jan 7, 2018Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A DSL for asynchronous circuits specification☆13Oct 1, 2020Updated 5 years ago
- Arline Quantum is an open-source library providing basic functionality for creating and manipulating quantum circuits. It also contains a…☆16Jan 1, 2024Updated 2 years ago
- Sample code to build a C library from a Haskell module, then call it from C☆16Jun 22, 2017Updated 9 years ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Implementation of an Artificial Neural Network (ANN) on FPGA using VHDL☆13Jun 22, 2016Updated 10 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Documentation source for Sawtooth Lake. Published docs at the link.☆10Feb 8, 2017Updated 9 years ago
- SD device emulator from ProjectVault☆21Sep 24, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Proof that Haskell can look and act like an imperative language.☆74Jun 7, 2012Updated 14 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- ☆36Aug 23, 2022Updated 3 years ago
- Compile time CAS(Computer Algebra System) for Haskell☆18Dec 16, 2025Updated 6 months ago
- Extended and external tests for Verilator testing☆18Jun 24, 2026Updated 2 weeks ago
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- An efficient, lazy suffix tree implementation☆13Dec 10, 2020Updated 5 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Project Z, an initiative to build a Haskell engineering eco-system.☆25Oct 28, 2024Updated last year
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Cross EDA Abstraction and Automation☆42Nov 17, 2025Updated 7 months ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 6 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated 10 months ago