tomahawkins / verilogView external linksLinks
A Verilog parser for Haskell.
☆36Jul 6, 2021Updated 4 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below
Sorting:
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆17Apr 6, 2022Updated 3 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 5 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- ☆33Aug 23, 2022Updated 3 years ago
- An efficient, lazy suffix tree implementation☆13Dec 10, 2020Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- Programming with LVars, by example☆36Jul 20, 2015Updated 10 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- Example of how to use UVM with Verilator☆36Dec 1, 2025Updated 2 months ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Extended and external tests for Verilator testing☆17Jan 25, 2026Updated 3 weeks ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- Snake game, made with haskell-miso☆13Jan 7, 2018Updated 8 years ago
- Sample code to build a C library from a Haskell module, then call it from C☆16Jun 22, 2017Updated 8 years ago
- Compile time CAS(Computer Algebra System) for Haskell☆18Dec 16, 2025Updated 2 months ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Kansas Lava☆50Oct 6, 2019Updated 6 years ago
- Easy SMT solver interaction☆34Feb 3, 2026Updated last week
- SD device emulator from ProjectVault☆18Sep 24, 2019Updated 6 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 5 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 6 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 5 years ago
- Type-safe tensor manipulation operations in Haskell with tensorflow-style automatic differentiation☆59Apr 26, 2017Updated 8 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Mar 2, 2023Updated 2 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- Writeup that goes along with this:☆16Apr 19, 2018Updated 7 years ago