tomahawkins / verilog
A Verilog parser for Haskell.
☆34Updated 3 years ago
Alternatives and similar repositories for verilog:
Users that are interested in verilog are comparing it to the libraries listed below
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated 2 weeks ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- Kansas Lava☆47Updated 5 years ago
- chipy hdl☆17Updated 7 years ago
- Intel 8080 CPU core: software emulator and CLaSH hardware description☆27Updated 2 years ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- A bit-serial CPU☆18Updated 5 years ago
- RISC-V BSV Specification☆20Updated 5 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 7 years ago
- L3 based MIPS specification and emulator☆15Updated 3 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- ☆29Updated 4 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 3 years ago
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆13Updated 8 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆32Updated 2 weeks ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- Generate interface between Clash and Verilator☆22Updated last year
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- Manythread RISC-V overlay for FPGA clusters☆36Updated 2 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 5 years ago
- PicoRV☆44Updated 5 years ago