miya4649 / fpga_pmgLinks
FPGA Portable Music Generator
☆11Updated 7 years ago
Alternatives and similar repositories for fpga_pmg
Users that are interested in fpga_pmg are comparing it to the libraries listed below
Sorting:
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18Updated 7 years ago
- understanding the tinyfpga bootloader☆25Updated 7 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆43Updated 6 years ago
- Simplified environment for litex☆14Updated 5 years ago
- DVI video out example for prjtrellis☆17Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Virtual Development Board☆64Updated 4 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 6 months ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- ice40 USB Analyzer☆57Updated 5 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- PicoRV☆43Updated 5 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Updated 6 years ago
- FPGA config visualized. demo:☆20Updated 5 years ago
- ☆61Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Updated 2 years ago
- nMigen examples for the ULX3S board☆16Updated 5 years ago