RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
☆95Apr 1, 2026Updated 6 months ago
Alternatives and similar repositories for core-v-xif
Users that are interested in core-v-xif are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆287Nov 6, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- An evolving Post-Quantum Cryptography (PQC) RISC-V extension architecture.☆22Oct 7, 2026Updated 3 weeks ago
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 7 months ago
- Unified RISC-V Access Platform (UAP) project repository☆29Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆232Jan 11, 2026Updated 9 months ago
- matrix-coprocessor for RISC-V☆40Feb 27, 2026Updated 8 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated last year
- ☆13Aug 24, 2026Updated 2 months ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆308Updated this week
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆17Sep 18, 2026Updated last month
- CORE-V Family of RISC-V Cores☆380Mar 31, 2026Updated 6 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆733Oct 19, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆559Oct 16, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CV32E40X Design-Verification environment☆19Jun 2, 2026Updated 4 months ago
- RISC-V Zve32x Vector Coprocessor☆224Jan 22, 2026Updated 9 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆501May 8, 2026Updated 5 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,135Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆332Sep 15, 2026Updated last month
- The multi-core cluster of a PULP system.☆122Oct 5, 2026Updated 3 weeks ago
- ☆16Oct 5, 2026Updated 3 weeks ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆199Oct 8, 2026Updated 3 weeks ago
- ☆28Apr 17, 2026Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Xtext project to parse CoreDSL files☆24Jul 22, 2026Updated 3 months ago
- ☆15Oct 25, 2024Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆122Oct 16, 2026Updated last week
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- ☆144Feb 29, 2024Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆179Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆121Sep 24, 2025Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆74Jun 28, 2025Updated last year
- Instruction Set Generator initially contributed by Futurewei☆322Oct 17, 2023Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Oct 20, 2026Updated last week
- VeeR EL2 Core☆349Updated this week
- ☆21Oct 29, 2023Updated 3 years ago
- ☆16May 25, 2026Updated 5 months ago