NucleusRV (RV32-IMAFC) - A 32-bit 5 staged pipelined risc-v core.
☆78Sep 25, 2026Updated this week
Alternatives and similar repositories for nucleusrv
Users that are interested in nucleusrv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Oct 6, 2025Updated 11 months ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 8 months ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆26Sep 11, 2023Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆41Dec 4, 2020Updated 5 years ago
- M-extension for RISC-V cores.☆33Nov 21, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 6 months ago
- S.-S. Young, Chia-Hsiang Lin, et al., “Unsupervised abundance matrix reconstruction transformer guided fractional attention mechanism for…☆20Oct 26, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆231Jan 11, 2026Updated 8 months ago
- Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neem…☆12Aug 26, 2022Updated 4 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆107Jun 24, 2025Updated last year
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆330Updated this week
- Analysis tool to assess (HW/SW) system security against fault-injection attacks☆22Jul 21, 2026Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- DE10 NANO SHA3-256 Proof of Work Miner☆14Sep 8, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Noisy language compiler☆17Jul 31, 2024Updated 2 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 3 years ago
- A Barrel design of RV32I☆22Jul 30, 2023Updated 3 years ago
- Build scripts of ci.rvperf.org☆12Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆281Nov 6, 2024Updated last year
- ☆12Mar 11, 2021Updated 5 years ago
- Project ideas list for Google Summer of Code.☆18Jan 28, 2026Updated 7 months ago
- simulator for riscv instruction set☆25Sep 24, 2022Updated 4 years ago
- ☆17Jul 23, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RISC-V Debug Support for our PULP RISC-V Cores☆328Sep 15, 2026Updated last week
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Apr 16, 2026Updated 5 months ago
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆48Sep 1, 2025Updated last year
- ☆17Jan 23, 2025Updated last year
- META II compiler, assembler and bytecode interpreter.☆18Jan 20, 2026Updated 8 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- A small, light weight, RISC CPU soft core☆1,586Sep 16, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This repo uses a neural network to recognize digits from images. It trains the network using the backpropagation algorithm to minimize th…☆11Jul 20, 2024Updated 2 years ago
- ☆13Apr 25, 2025Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Jul 23, 2026Updated 2 months ago
- Contributions from the community on pyjamabrah.com☆15Aug 30, 2026Updated 3 weeks ago
- The multi-core cluster of a PULP system.☆117Updated this week
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆16Oct 5, 2025Updated 11 months ago