NucleusRV (RV32-IMAFC) - A 32-bit 5 staged pipelined risc-v core.
☆79Apr 29, 2026Updated last week
Alternatives and similar repositories for nucleusrv
Users that are interested in nucleusrv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Oct 6, 2025Updated 7 months ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 3 months ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆26Sep 11, 2023Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆40Dec 4, 2020Updated 5 years ago
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- M-extension for RISC-V cores.☆33Nov 21, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neem…☆12Aug 26, 2022Updated 3 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆102Jun 24, 2025Updated 10 months ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆318Apr 15, 2026Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 10 months ago
- Project ideas list for Google Summer of Code.☆18Jan 28, 2026Updated 3 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Build scripts of ci.rvperf.org☆12Apr 10, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- ☆12Mar 11, 2021Updated 5 years ago
- simulator for riscv instruction set☆25Sep 24, 2022Updated 3 years ago
- ☆14Jul 23, 2025Updated 9 months ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Apr 16, 2026Updated 2 weeks ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆308Apr 1, 2026Updated last month
- A Barrel design of RV32I☆22Jul 30, 2023Updated 2 years ago
- DE10 NANO SHA3-256 Proof of Work Miner☆13Sep 8, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆225Feb 19, 2026Updated 2 months ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 months ago
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆45Sep 1, 2025Updated 8 months ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated last week
- A small, light weight, RISC CPU soft core☆1,532Dec 8, 2025Updated 4 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- This repo uses a neural network to recognize digits from images. It trains the network using the backpropagation algorithm to minimize th…☆11Jul 20, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆331Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- META II compiler, assembler and bytecode interpreter.☆18Jan 20, 2026Updated 3 months ago
- ☆16Jan 23, 2025Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆19Nov 26, 2024Updated last year
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 7 months ago
- The multi-core cluster of a PULP system.☆113Apr 29, 2026Updated last week
- ☆15Apr 11, 2026Updated 3 weeks ago