NucleusRV (RV32-IMAFC) - A 32-bit 5 staged pipelined risc-v core.
☆78Oct 1, 2026Updated 2 weeks ago
Alternatives and similar repositories for nucleusrv
Users that are interested in nucleusrv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Oct 6, 2025Updated last year
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 9 months ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆26Sep 11, 2023Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆41Dec 4, 2020Updated 5 years ago
- Quite OK image compression Verilog implementation☆24Oct 8, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- M-extension for RISC-V cores.☆33Nov 21, 2024Updated last year
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 7 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆232Jan 11, 2026Updated 9 months ago
- A Speculative Tomasulo Algorithm Simulator with a GUI☆10Jun 30, 2025Updated last year
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆107Jun 24, 2025Updated last year
- Analysis tool to assess (HW/SW) system security against fault-injection attacks☆22Jul 21, 2026Updated 2 months ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆329Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- DE10 NANO SHA3-256 Proof of Work Miner☆14Sep 8, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Noisy language compiler☆17Jul 31, 2024Updated 2 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 3 years ago
- A Barrel design of RV32I☆22Jul 30, 2023Updated 3 years ago
- Build scripts of ci.rvperf.org☆12Sep 23, 2026Updated 3 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆284Nov 6, 2024Updated last year
- ☆12Mar 11, 2021Updated 5 years ago
- Project ideas list for Google Summer of Code.☆18Jan 28, 2026Updated 8 months ago
- ☆17Jul 23, 2025Updated last year
- simulator for riscv instruction set☆25Sep 24, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Debug Support for our PULP RISC-V Cores☆331Sep 15, 2026Updated last month
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- Implementation of a RISC-V CPU in Verilog.☆19Jun 27, 2026Updated 3 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆230Feb 19, 2026Updated 7 months ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Oct 2, 2026Updated 2 weeks ago
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆49Updated this week
- ☆17Jan 23, 2025Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A small, light weight, RISC CPU soft core☆1,593Sep 16, 2026Updated last month
- This repo uses a neural network to recognize digits from images. It trains the network using the backpropagation algorithm to minimize th…☆11Jul 20, 2024Updated 2 years ago
- ☆13Apr 25, 2025Updated last year
- Tiny MATLAB-to-C converter (TMC Compiler)☆13Oct 26, 2020Updated 5 years ago
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Oct 2, 2026Updated 2 weeks ago
- Contributions from the community on pyjamabrah.com☆15Aug 30, 2026Updated last month