4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions
☆27Aug 16, 2023Updated 3 years ago
Alternatives and similar repositories for cv32e41p
Users that are interested in cv32e41p are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆162Oct 31, 2024Updated last year
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆279Nov 6, 2024Updated last year
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 4 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- RISC-V microcontroller for embedded, FPGA and ASIC applications☆202Sep 11, 2026Updated last week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- VeeR EL2 Core☆344Updated this week
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 5 months ago
- ☆12Feb 15, 2024Updated 2 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆106Jun 24, 2025Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆64Updated this week
- ☆43Nov 4, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆25Nov 21, 2020Updated 5 years ago
- The OpenPiton Platform☆17Aug 14, 2024Updated 2 years ago
- VeeR EH2 core☆279Updated this week
- UNSUPPORTED INTERNAL toolchain builds☆49Updated this week
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 11 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- VeeR EH1 core☆967Jul 16, 2026Updated 2 months ago
- HARV - HArdened Risc-V☆20Mar 10, 2022Updated 4 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆70Sep 2, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 5 years ago
- Parametric GPIO Peripheral☆13Jan 30, 2025Updated last year
- JTAG Test Access Port (TAP)☆42Jul 17, 2014Updated 12 years ago
- CORE-V Family of RISC-V Cores☆371Mar 31, 2026Updated 5 months ago
- Build scripts of ci.rvperf.org☆12Apr 10, 2026Updated 5 months ago
- ☆36Nov 4, 2024Updated last year
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated last month
- Documentation and status of UEFI on RISC-V☆65Aug 25, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆191Apr 4, 2026Updated 5 months ago
- The OpenPiton Platform☆33May 22, 2023Updated 3 years ago
- ☆158Oct 6, 2023Updated 2 years ago
- A collection of very experimental mesh routing protocols.☆29Jul 24, 2025Updated last year
- This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.☆23Updated this week
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago
- 🏭 🌾 HelPA - Haskellish Esoteric Little Pseudo Assembler to Esoteric Languages implemented in Haskell☆13Mar 4, 2025Updated last year