4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions
☆27Aug 16, 2023Updated 3 years ago
Alternatives and similar repositories for cv32e41p
Users that are interested in cv32e41p are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆287Nov 6, 2024Updated last year
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆72Oct 9, 2026Updated 2 weeks ago
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 6 months ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆64Sep 28, 2026Updated last month
- RISC-V microcontroller IP for embedded, FPGA and ASIC applications☆203Oct 16, 2026Updated last week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- VeeR EL2 Core☆349Updated this week
- Generate VHDL RTL that implements a register block from compiled SystemRDL input.☆14May 18, 2026Updated 5 months ago
- VeeR EH2 core☆283Oct 6, 2026Updated 3 weeks ago
- The OpenPiton Platform☆17Aug 14, 2024Updated 2 years ago
- RISC-V BSV Specification☆24Apr 28, 2026Updated 6 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆25Updated this week
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆107Jun 24, 2025Updated last year
- ☆90Aug 26, 2025Updated last year
- VeeR EH1 core☆970Jul 16, 2026Updated 3 months ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆26Nov 21, 2020Updated 5 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆16Oct 5, 2025Updated last year
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 5 years ago
- UNSUPPORTED INTERNAL toolchain builds☆49Sep 13, 2026Updated last month
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- Build scripts of ci.rvperf.org☆12Sep 23, 2026Updated last month
- RISC-V RV32IMAFC Core for MCU☆47May 20, 2026Updated 5 months ago
- Parametric GPIO Peripheral☆13Jan 30, 2025Updated last year
- HARV - HArdened Risc-V☆20Mar 10, 2022Updated 4 years ago
- Set of helpers to manage Prismic data☆15Jul 18, 2023Updated 3 years ago
- ☆28Mar 17, 2026Updated 7 months ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- CORE-V Family of RISC-V Cores☆380Mar 31, 2026Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆43Nov 4, 2024Updated last year
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 3 months ago
- SystemC Common Practices (SCP)☆41Feb 27, 2026Updated 8 months ago
- Post Quantum Cryptography☆16Oct 19, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Oct 20, 2026Updated last week
- FPGA Many-core Processor Implementation☆11Nov 27, 2024Updated last year
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago