The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.
☆70Sep 2, 2026Updated last month
Alternatives and similar repositories for cve2
Users that are interested in cve2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Unified RISC-V Access Platform (UAP) project repository☆28Updated this week
- RISC-V Functional ISA Simulator☆20May 28, 2026Updated 4 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆284Nov 6, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆304Oct 1, 2026Updated last week
- ☆16Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,309Oct 1, 2026Updated last week
- ☆19Jul 2, 2020Updated 6 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆24Sep 10, 2026Updated 3 weeks ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆284Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆498May 8, 2026Updated 5 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Jul 16, 2026Updated 2 months ago
- Simple UVM environment for experimenting with Verilator.☆56Sep 9, 2026Updated last month
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆17Sep 18, 2026Updated 2 weeks ago
- AIA IP compliant with the RISC-V AIA spec☆47Sep 7, 2026Updated last month
- RISC-V Worlds provides isolation in a hardware platform by constraining access to system physical addresses.☆15Aug 12, 2026Updated last month
- matrix-coprocessor for RISC-V☆40Feb 27, 2026Updated 7 months ago
- ☆10Nov 2, 2023Updated 2 years ago
- UNSUPPORTED INTERNAL toolchain builds☆49Sep 13, 2026Updated 3 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆376Dec 2, 2025Updated 10 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆246Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆213Sep 28, 2026Updated last week
- RISC-V fast interrupt controller☆35Aug 6, 2026Updated 2 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆95Apr 1, 2026Updated 6 months ago
- Linux Kernel for OpenPiton☆36Aug 2, 2022Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 2 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,087Updated this week
- CORE-V Family of RISC-V Cores☆374Mar 31, 2026Updated 6 months ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆26Sep 1, 2026Updated last month
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- The OpenPiton Platform☆32May 22, 2023Updated 3 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆72May 4, 2026Updated 5 months ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆20Jul 25, 2023Updated 3 years ago
- RISC-V Zve32x Vector Coprocessor☆224Jan 22, 2026Updated 8 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆56Dec 6, 2023Updated 2 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆21Apr 27, 2024Updated 2 years ago