blockwork-eda / blockwork

Related projects: ⓘ

• fvutils / pyucis
  Python API to Unified Coverage Interoperability Standard (UCIS) Data
  ☆20Updated 9 months ago
• Intuity / forastero
  Making cocotb testbenches that bit easier
  ☆18Updated last week
• fvutils / pyhdl-if
  Python interface for cross-calling with HDL
  ☆13Updated 3 weeks ago
• mtdsousa / antlr4-verilog-python
  Generated files from ANTLR4 for Verilog parsing in Python
  ☆11Updated 2 years ago
• SymbiFlow / sphinx-verilog-domain
  Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.
  ☆21Updated 3 years ago
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆19Updated 6 months ago
• imaginationtech / constrainedrandom
  A Python package for creating and solving constrained randomization problems.
  ☆14Updated 3 months ago
• edaa-org / pyEDAA.Reports
  Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.
  ☆13Updated this week
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆48Updated 2 months ago
• Nic30 / pyDigitalWaveTools
  Python library for operations with VCD and other digital wave files
  ☆47Updated 3 months ago
• SystemRDL / PeakRDL-ipxact
  Import and export IP-XACT XML register models
  ☆32Updated 2 weeks ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆43Updated this week
• philippefaes / vhdl2008-tester
  ☆10Updated this week
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆21Updated last year
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆46Updated 2 weeks ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆27Updated 6 months ago
• sgherbst / pysvinst
  Python library for parsing module definitions and instantiations from SystemVerilog files
  ☆22Updated 3 years ago
• jenkinsci / vmanager-plugin
  A plugin to allow Jenkins Steps with Cadence vManager API
  ☆9Updated 5 months ago
• tenthousandfailures / improving-constrained-random
  Implementation of a proposed method to improve constrained random simulation
  ☆15Updated 5 years ago
• bluwireless / blade
  Hardware Design, Exploration, and Code Generation for SoC Designers
  ☆10Updated 4 years ago
• antmicro / verilator-verification-features-tests
  ☆12Updated this week
• fvutils / py-hpi
  Python/Simulator integration using procedure calls
  ☆9Updated 4 years ago
• chipsalliance / UHDM-integration-tests
  ☆30Updated 11 months ago
• tudortimi / reflection
  Reflection API for SystemVerilog
  ☆12Updated 3 years ago
• funningboy / pyvpi_example
  use pivpi to drive testbench event
  ☆20Updated 8 years ago
• tudortimi / ipxact
  IP-XACT XML binding library
  ☆13Updated 8 years ago
• umarcor / osvb
  Open Source Verification Bundle for VHDL and System Verilog
  ☆39Updated 8 months ago
• UVVM / UVVM_Utility_Library
  ☆21Updated this week
• amiq-consulting / amiq_blog
  Code snippets from articles published on www.amiq.com/consulting/blog
  ☆34Updated 3 months ago
• alainmarcel / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…
  ☆25Updated this week