An opinionated build environment for EDA projects
☆19Jul 20, 2025Updated 7 months ago
Alternatives and similar repositories for blockwork
Users that are interested in blockwork are comparing it to the libraries listed below
Sorting:
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year
- Making cocotb testbenches that bit easier☆37Updated this week
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆50Feb 19, 2026Updated last week
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- SystemVerilog Linter based on pyslang☆31May 5, 2025Updated 9 months ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Updated this week
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆48Oct 11, 2025Updated 4 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 8 months ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 2 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆101Feb 20, 2026Updated last week
- Python interface for cross-calling with HDL☆47Jan 23, 2026Updated last month
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated last month
- Python library for the SDS011 Air Quality Sensor☆12Dec 16, 2023Updated 2 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- An Emacs minor mode that highlights current word in all visible buffers☆13Jan 7, 2024Updated 2 years ago
- C++ Parser for the Carto stylesheet language☆15Oct 10, 2014Updated 11 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆10Feb 16, 2026Updated last week
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Tooling to use the Pynq Board somewhat nicely☆13Dec 5, 2022Updated 3 years ago
- Yet Another Climbing Guide☆12Jan 12, 2026Updated last month
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Jan 13, 2021Updated 5 years ago
- ☆14Mar 21, 2022Updated 3 years ago
- PedroPatch is a kernel driver module for the LG HomBot/Roboking VR6260 that allows to access its camera.☆11Jan 1, 2016Updated 10 years ago
- Extract opening hours tags from a camera image☆11Apr 25, 2021Updated 4 years ago
- Hardware transactions library for Amaranth☆22Feb 6, 2026Updated 3 weeks ago
- Graph algorithms and data structures☆17May 30, 2022Updated 3 years ago
- ☆14Jun 7, 2021Updated 4 years ago
- A browser extension that replaces Learn’s default player with video.js☆11Feb 20, 2026Updated last week
- ☆15Feb 7, 2026Updated 3 weeks ago
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆10Dec 9, 2023Updated 2 years ago
- LG Hom Bot Server☆10Apr 10, 2016Updated 9 years ago