An opinionated build environment for EDA projects
☆19Jul 20, 2025Updated last year
Alternatives and similar repositories for blockwork
Users that are interested in blockwork are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Packed data structure specifications for multi-language hardware projects.☆17Jun 29, 2026Updated 3 months ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Sep 19, 2026Updated 2 weeks ago
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated last year
- A Python package for creating and solving constrained randomization problems.☆19Sep 24, 2026Updated 2 weeks ago
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- Python interface for cross-calling with HDL☆53Sep 15, 2026Updated 3 weeks ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- Provides types to specify how arguments are checked☆25Feb 17, 2019Updated 7 years ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆119Sep 12, 2026Updated 3 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆10May 27, 2026Updated 4 months ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- ☆10Nov 2, 2023Updated 2 years ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆75Sep 22, 2026Updated 2 weeks ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Python library for the SDS011 Air Quality Sensor☆14Dec 16, 2023Updated 2 years ago
- ☆15May 24, 2025Updated last year
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆53Jan 13, 2021Updated 5 years ago
- Coverview☆35Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- Digital Design Express Course☆19Apr 11, 2019Updated 7 years ago
- A highlight package for EMACS across all buffers/files.☆15Nov 5, 2015Updated 10 years ago
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Oct 2, 2026Updated last week
- Репозиторий канала Verification For All☆15Updated this week
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆14Apr 29, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆27Sep 22, 2026Updated 2 weeks ago
- Demo: how to create a custom EBRICK☆30Nov 20, 2024Updated last year
- Генератор перечней элементов по ГОСТ 2.701 из BOM (Bill Of Materials) современных САПР☆12Apr 4, 2015Updated 11 years ago
- A dependency management tool for hardware projects.☆395Oct 1, 2026Updated last week
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆12Dec 9, 2023Updated 2 years ago
- Contains reference architecture scripts for running the OpenPiton regression using auto-scaling SLURM cluster.☆24Feb 25, 2026Updated 7 months ago