blockwork-eda / blockworkLinks
An opinionated build environment for EDA projects
☆19Updated 3 weeks ago
Alternatives and similar repositories for blockwork
Users that are interested in blockwork are comparing it to the libraries listed below
Sorting:
- Making cocotb testbenches that bit easier☆34Updated 3 weeks ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆71Updated 3 weeks ago
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated 3 weeks ago
- Python interface for cross-calling with HDL☆34Updated this week
- Python bindings for slang, a library for compiling SystemVerilog☆62Updated 6 months ago
- SpiceBind – spice inside HDL simulator☆48Updated last month
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆115Updated last year
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆26Updated 5 months ago
- SystemVerilog Linter based on pyslang☆31Updated 3 months ago
- ☆40Updated 10 years ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- Python-based IP-XACT parser☆134Updated last year
- Control and status register code generator toolchain☆142Updated 2 months ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆63Updated this week
- This repo is created to include illustrative examples on object oriented design pattern in SV☆59Updated 2 years ago
- Generate address space documentation HTML from compiled SystemRDL input☆56Updated last month
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆74Updated 4 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Updated 3 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆45Updated 4 years ago
- Running Python code in SystemVerilog☆70Updated 2 months ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆65Updated last week
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆73Updated 2 weeks ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆36Updated last year
- A Python package for creating and solving constrained randomization problems.☆11Updated 9 months ago
- Import and export IP-XACT XML register models☆35Updated last month
- Unit testing for cocotb☆161Updated 2 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆45Updated last year
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 3 years ago
- ☆55Updated 9 years ago
- Implementation of post-process coverage, and batch waveform search☆15Updated 3 years ago