An opinionated build environment for EDA projects
☆19Jul 20, 2025Updated 8 months ago
Alternatives and similar repositories for blockwork
Users that are interested in blockwork are comparing it to the libraries listed below
Sorting:
- A Python package for creating and solving constrained randomization problems.☆18Oct 14, 2024Updated last year
- Making cocotb testbenches that bit easier☆37Feb 28, 2026Updated 2 weeks ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆52Mar 5, 2026Updated 2 weeks ago
- Provides types to specify how arguments are checked☆25Feb 17, 2019Updated 7 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆100Updated this week
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- An Emacs minor mode that highlights current word in all visible buffers☆13Jan 7, 2024Updated 2 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 2 years ago
- SystemVerilog Linter based on pyslang☆31May 5, 2025Updated 10 months ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Python library for the SDS011 Air Quality Sensor☆12Dec 16, 2023Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Updated this week
- ☆10Nov 2, 2023Updated 2 years ago
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- Digital Design Express Course☆19Apr 11, 2019Updated 6 years ago
- A highlight package for EMACS across all buffers/files.☆15Nov 5, 2015Updated 10 years ago
- ☆14Jun 7, 2021Updated 4 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Mar 8, 2026Updated last week
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆48Oct 11, 2025Updated 5 months ago
- Demo: how to create a custom EBRICK☆25Nov 20, 2024Updated last year
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆20Jan 6, 2026Updated 2 months ago
- Генератор перечней элементов по ГОСТ 2.701 из BOM (Bill Of Materials) современных САПР☆11Apr 4, 2015Updated 10 years ago
- A dependency management tool for hardware projects.☆354Mar 12, 2026Updated last week
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆10Dec 9, 2023Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Contains reference architecture scripts for running the OpenPiton regression using auto-scaling SLURM cluster.☆25Feb 25, 2026Updated 3 weeks ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 2 months ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 4 months ago
- Continuous REactive SysTems DSL☆18Oct 28, 2019Updated 6 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Nov 23, 2023Updated 2 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- Extract opening hours tags from a camera image☆11Apr 25, 2021Updated 4 years ago